## Solutions for Chapter 1 Exercises

### 1.15 , CPU

1.2 1, abstraction
1.3 3, bit
1.48 , computer family
1.519 , memory
1.6 10, datapath
1.79 , control
1.8 11, desktop (personal computer)
1.915 , embedded system
1.1022 , server
1.11 18, LAN
1.12 27, WAN
1.13 23, supercomputer
1.14 14, DRAM
1.15 13, defect
1.16 6, chip
1.17 24, transistor
1.18 12, DVD
1.1928 , yield
1.20 2, assembler
1.2120 , operating system
1.227 , compiler
1.23 25, VLSI
1.24 16, instruction
1.25 4, cache •
1.26 17, instruction set architecture
1.27 21, semiconductor
1.2826 , wafer
1.29 i
1.30 b
1.31 e
1.32 i
1.33 h
1.34 d
1.35 f
1.36 b
1.37 c
1.38 f
1.39 d
1.40 a
1.41 c
1.42 i
1.43 e
1.44 g
1.45 a
1.46 Magnetic disk:

Time for $1 / 2$ revolution $=1 / 2$ rev x $1 / 7200$ minutes $/$ rev X 60 seconds $/$ minutes ${ }^{3} 4.17 \mathrm{~ms}$

Time for $1 / 2$ revolution $=1 / 2$ rev x $1 / 10,000$ minutes $/$ rev X 60 seconds/ minutes $=3 \mathrm{~ms}$

### 1.47 (DVD):

Bytes on center circle $=1.35 \mathrm{MB} /$ seconds $\mathrm{X} \quad 1 / 1600$ minutes $/ \mathrm{rev} \times 60$ seconds/minutes $=50.6 \mathrm{~KB}$

Bytes on outside circle $=1.35 \mathrm{MB} /$ seconds X $1 / 570$ minutes $/$ rev X 60 seconds $/$ minutes $=142.1 \mathrm{~KB}$
1.48 Total requests bandwidth $=30$ requests $/ \mathrm{sec}$ X $512 \mathrm{Kbit} /$ request $=15,360$ $\mathrm{Kbit} / \mathrm{sec}<100 \mathrm{Mbit} / \mathrm{sec}$. Therefore, a 100 Mbit Ethernet link will be sufficient.
1.49 Possible solutions:

Ethernet, IEEE 802.3, twisted pair cable, 10/100 Mbit
Wireless Ethernet, IEEE 802.1 lb , no medium, 11 Mbit
Dialup, phone lines, 56 Kbps
ADSL, phone lines, 1.5 Mbps
Cable modem, cable, 2 Mbps
1.50
a. Propagation delay $=m i s$ sec

Transmission time $=L I R \mathrm{sec}$
End-to-end delay $=m / s+L / R$
b. End-to-end delay $=m l s+L J R+t$
c. End-to-end delay $=m i s+2 \mathrm{I} / \mathrm{R}+\mathrm{f} / 2$
1.51 Cost per die $=$ Cost per wafer/(Dies per wafer $x$ Yield $)=6000 /(1500 \times 50 \%)$
$=8$
Cost per chip $=($ Cost per die + Cost_packaging + Cost_testing $) /$ Test yield $=$
$(8+10) / 90 \%=20$
Price $=$ Cost per chip $\times(1+40 \%)-28$
If we need to sell $n$ chips, then $500,000+20 \ll 28 », n=62,500$.
1.52 CISCtime $=\mathrm{P} \times 8 \mathrm{r}=8 \mathrm{Prns}$

RISC time $=2 \mathrm{Px} 2 \mathrm{~T}=4$ PTns
RISC time $=$ CISC time/2, so the RISC architecture has better performance.

### 1.53 Using a Hub:

Bandwidth that the other four computers consume $=2 \mathrm{Mbps} \mathrm{x} 4=8 \mathrm{Mbps}$
Bandwidth left for you $=10-8=2 \mathrm{Mbps}$
Time needed $=(10 \mathrm{MB} \times 8$ bits/byte $) / 2 \mathrm{Mbps}=40$ seconds
Using a Switch:
Bandwidth that the other four computers consume $=2 \mathrm{Mbps} \times 4=8 \mathrm{Mbps}$
Bandwidth left for you $=10 \mathrm{Mbps}$. The communication between the other computers will not disturb you!

Time needed $=(10 \mathrm{MB} \times 8$ bits/byte $) / 10 \mathrm{Mbps}=8$ seconds
1.54 To calculate $\mathrm{d}=\mathrm{axfc}-\mathrm{axc}$, the CPU will perform 2 multiplications and 1 subtraction.
Time needed $=10 \times 2+1 \times 1=21$ nanoseconds.
We can simply rewrite the equation $\& s d=a x b-a x c=a x(b-c)$. Then 1 multiplication and 1 subtraction will be performed.

Time needed $=10 \times 1+1 \times 1=11$ nanoseconds.
1.55 No solution provided.
1.56 No solution provided.
1.57 No solution provided.
1.68 Performance characteristics:

Network address
Bandwidth (how fast can data be transferred?)
Latency (time between a request/response pair)
Max transmission unit (the maximum number of data that can be transmitted in one shot)

Functions the interface provides:
Send data
Receive data
Status report (whether the cable is connected, etc?)
1.69 We can write Dies per wafer $=/\left((\text { Die area })^{\prime 1}\right)$ and Yield $=/\left((\text { Die area })^{\prime 2}\right)$ and thus Cost per die $=/\left((\text { Die area })^{3}\right)$.
1.60 No solution provided.
1.61 From the caption in Figure 1.15, we have 165 dies at $100 \%$ yield. If the defect density is 1 per square centimeter, then the yield is approximated by
$\frac{1}{\left[1+\left(\frac{1}{\frac{100 \mathrm{~mm}^{2}}{2} \times 250 \mathrm{~mm}^{2}}\right)^{2}\right)}=.198$.
Thus, $165 \times .198=32$ dies with a cost of $\$ 1000 / 32=\$ 31.25$ per die.
1.62 Defects per area.
1.63 1 Yield $=\frac{1}{(1+\text { Defects per area } \times \text { Die area/2 })^{2}}$

Defects per area $=\frac{2}{\text { Die area }}\left\{\frac{1}{\sqrt{\text { Yield }}}-1\right)$
1.64

| 1980 | Die ares | 0.16 |
| :--- | :--- | :--- |
|  | Yield | 0.48 |
|  | Defect density | 5.54 |
| 1992 | Die area | 0.97 |
|  | Yield | 0.48 |
|  | Defect density | 0.91 |
| $1992+19$ S0 | improvement | 6.09 |

## Solutions for Chapter 2 Exercises

2.2 By lookup using the table in Figure 2.5 on page 62,

7ffififfo ${ }_{\text {boi }}=01111111111111111111111111111010_{\text {poo }}$
$=2,147,483,642^{\wedge}$.
2.3 By lookup using the table in Figure 2.5 on page 62,

$$
1100101011111110111110101100111<\mathrm{U} \text {, = cafe face }{ }_{\text {bex }}
$$

2.4 Since MIPS includes add immediate and since immediates can be positive or negative, subtract immediate would be redundant.
2.6
sil \$tO, \$t3, 9 \# shift \$t3 left by 9, store in \$tO
srl \$tO, ttO, 15 \# shift \$tO right by 15
2.8 One way to implement the code in MIPS:

```
sll tsO, $sl, 11 # shift receiver left by 22, store in data
srl $sO, $so, 24 # shift data right by 24 (data - receiver, receivecByte)
andi $sl, $sl, Oxfffe # recei ver.ready - 0:
on* $sl, tsl, 0x0002 # recei ver.enable - 1;
```

Another way:

```
srl $sO. $sl, 2 ii data = recei ver. recei vedByte
andi $sO, $sO, OxOOff
andi $sl. $sl. Oxfffe it recei ver. ready - 0;
ori $sl, Ssl, 0x0002 it receiver.enable = 1;
```

2.9
1b tsO, $0(\$ \mathrm{sl})$ \# load the lower 8 bytes of a into bits
sll \$t0, JsO, 8
$\begin{array}{lllll}\text { or } & \$ \text { s0, } & \$ \text { s0, } & \$ \text { to } & \\ \text { lu1 } & \$ \text { sO, } & 0000 & 0000 & \text { OHO } \\ 0100\end{array}$
it \$t0 - bits $\ll 8$
\# bits.datal $=$ bits.dataO
lu1 $\$ \mathrm{sO}, 00000000 \mathrm{OHO} 0100$
\# bits.data? - 'd'
lui $\$$ to, 0000000100000000 \# load a 1 into the upper bits of $\$$ t0
or \$s0. \$s0, \$t0 \# bits.valid - 1

### 2.10

| sit St3. Ss 5 , \$zero | \# test k < 0 |
| :---: | :---: |
| bne Jt3. \$zero, Exit | $t$ if so, exit |
| sit St3, \$s5, \$t2 | $i$ test $k<4$ |
| beq \$t3, \$zero, Exit | $t$ if not, exit |
| sll Jtl, Ss5, 2 | § \$tl - 4*k |
| add \$tl, <tl. It4 | t \$tl - SJumpTabletk) |
| lw «to, 0 (\$tl) | t \$t0 - JumpTable[k] |
| jr \$to | $t$ jump register |
| add \$sO • fs3. \$s4 | $t \mathrm{k}-0$ |
| $j$ Exit | \# break |
| add \$sO. fsl, \$S2 | t k - 1 |
| $i$ Exit | 1 break |
| sub \$sO. tsl, Js2 | $f \mathrm{k}-2$ |
| 3 Exit | f break |
| sub \$S0. fs3, \$s4 | t k - 3 |
| $i$ Exit | fbreak |

Exit:
2.11
a.

$$
\begin{aligned}
& \text { if }(k-0) f-i+j ; \\
& \text { else if }(k-1) f-g+h \text {; } \\
& \text { else if }(k-2) \mathrm{f}-\mathrm{g}-\mathrm{h} \text {; } \\
& \text { else if }(k-3) \mathrm{f}-i-j:
\end{aligned}
$$

b.

Exit:
c The MIPS code from the previous problem would yield the following results:

$$
\begin{aligned}
& (5 \text { arithmetic }) 1.0+(1 \text { data transfer }) 1.4+(2 \text { conditional branch }) 1.7 \\
& +(2 \text { jump }) 1.2=12.2 \text { cycles }
\end{aligned}
$$

while the MIPS code from this problem would yield the following:
$(4$ arithmetic $) 1.0+(0$ data transfer $) 1.4+(4$ conditional branch $) 1.7$
$+(0$ jump $) 1.2=10.8$ cycles
2.12 The technique of using jump tables produces MIPS code that is independent of N , and always takes the following number of cycles:
( 5 arithmetic) $1.0+(1$ data transfer) $1.4+(2$ conditional branch $) 1.7$
$+(2$ jump $) 1.2=12.2$ cycles
However, using chained conditional jumps takes the following number of cycles in a worst-case scenario:
(Narithmetic) $1.0+$ (0datatransfer) $1.4+\{$ Nconditionalbranch) 1.7
$+(0$ jump $) 1.2=2.7 \mathrm{Ncycles}$
Hence, jump tables are faster for the following condition:
$N>12.2 / 2.7=5$ case statements

### 2.13


2.16 Hence, the results from using if-else statements are better.

| set_array: | add! | \$sp, \$sp. -52 | \# move stack pointer |
| :---: | :---: | :---: | :---: |
|  | SW | 》fp. $48<\$ \mathrm{sp})$ | \# save frame pointer |
|  | SW | \$ra, 44 (tsp) | \# save return address |
|  | SW | *a0, $40(\$ \mathrm{sp})$ | \# save parameter (num) |
|  | addi | Jfp, \$sp, 48 | \# establish frame pointer |
| loop: | add | \$SO. \$zero, \$zero | \# 1-0 |
|  | addi | \$to, \$zero, 10 | \# max iterations is 10 |
|  | sll | \$t1. \$s0, 2 | \# \$tl - i * 4 |
|  | add | \$t2, Jsp, \$t1 | \# \$t2 - address of array[i] |
|  | add | «a0, \$a0, \$zero | \# pass num as parameter |
|  | add | tal, \$s0, \$zero | \# pass i as parameter |
|  | Jal | compare | \# cal 1 comparedium, i) |
|  | SW | \$V0. 0 (\$t2) | \# array[i] - compare(num, i) ; |
|  | addi | \$s0, ISO, 1 |  |
|  | bne | \$s0, \$t0, loop | \# loop if K10 |
|  | Iw | \$a0, 40 (\$sp) | \# restore parameter (num) |
|  | Iw | Sra, $44(\$ s p)$ | \# restore return address |
|  | lw | \$fp. 48 (\$sp) | \# restore frame pointer |
|  | addi <br> jr |  | \# restore stack pointer <br> \# return |
| compare: | addi | tsp. Jsp, "8 | \# move stack pointer |
|  | SW | (fp, 4 (Ssp) | \# save frame pointer |
|  | SW | Jra, $0(\$ \mathrm{sp})$ | it save return address |
|  | addi | tfp. \$sp, 4 | \# establish frame pointer |
|  | jal | sub | \# can jump directly to sub |
|  | sit | \$vo, \$vo, \$zero | \# if sub (a.b) >=0, return 1 |
|  | slti | \$v0, \$v0, 1 |  |
|  | 1w | \$ra, $0(\$ \mathrm{sp})$ | \# restore return address |
|  | 1w | \$fp, 4 (\$sp) | \# restore frame pointer |
|  | addi | \$sp, \$sp, 8 | \# restore stack pointer |
|  | jr | \$ra | \# return |
| sub: | sub | \$v0, \$a0, \$al | \# return a-b |
|  | jr | \$ra | \# return |

The following is a diagram of the status of the stack:


```
if Algorithm for main program:
# print prompt
if call fib(read) and print result.
# Register usage:
if taO - n (passed directly to fib)
# $sl - f(n)
    .data
    .align 2
if Data for prompts and output description
prmptl: .asciiz "\n\nThis program computes the Fibonacci function."
prmpt2: .asciiz "\nEnter value for n: "
descr: .asciiz "fib(n) - "
        .text
        .align 2
        - -globl
```

$\qquad$

``` start
_start:
if Print the prompts
    li $vO, 4 if print_str system service ...
    la $aO, prmptl # ... passing address of first prompt
    syscal1
    li SvO, 4 # print_str system service ...
    la $aO, prmpt2 if ... passing address of 2nd prompt
    syscal1
if Read n and call fib with result
    li $vO, 5 if read_int system service
    syscall
    move $aO, $NO if $aO - n = result of read
    jal fib § call fib(n)
    move $sl, $0O if $sl = fib(n)
# Print result
        li $vo, 4 if print_str system service ...
        la $aO, descr it ... passing address of output descriptor
        syscall
        li $vo, 1 if print_int system service ...
        move $aO, $sl it ... passing argument fib(n)
        syscall
if Call system - exit
    li $vo. 10
    syscal1
if Algorithm for Fib(n):
it if ( }\textrm{n}==0)\mathrm{ return 0
if else if (n - 1) return 1
# else return fib(n-1) + f1b(n-2).
```

```
# Register usage:
# $aO - n (argument)
# $tl - fibCn-1)
# $t2 - fibCn-2)
# $vO = 1 (for comparison)
#
# Stack usage:
# 1. push return address, n, before calling fib(n-1)
# 2. pop n
# 3. push n, fib(n-1), before calling fibtn-2)
# 4. pop fib(n-l), n, return address
fib: bne $a0, $zero, fibne0
# if n ~ 0 ...
    move $v0, $zero # ... return 0
    jr $31
fibne0: # Assert: n !- 0
    li tv0, 1
    bne $a0, $v0, fibnel # if n - 1 ...
    jr $31 # ... return 1
fibnel:
## Compute fib(n-1)
    addi $sp, $sp, -8
    sw $ra, 4($sp) # ... return address
    sw $a0, O($sp) # ... and n
    addi $a0, $a0, -1
    jal fib
    move $tl, $v0 # $tl = fib(n-1)
    lw $aO, O($sp)
    addi $sp, $sp, 4
## Compute fib(n-2)
    addi $sp, $sp, -8
    sw $a0, 4($sp)
    sw $tl, 0($sp)
    addi $a0, $a0, -2
        jal fib
        move $t2, $v0
        # ... to fib
        # tt2 = fib (n~2)
        lw $t1, OC$sp)
        Iw $a0, 4{$sp)
        lw $ra, 8{$sp) # ... and return address
        addi $sp, $sp, 12 # ... from stack
## Return fib(n-1) + ffbCn-2)
    add $v0, $tl. $t2
    jr $31 # return to caller
```


### 2.17

```
# Description: Computes the Fibonacci function using an
it
    iterative process.
# Function: F(n)=0, if n = 0;
# 1, 1f n - 1;
# F(n-1) + Ftn-2). otherwise.
it Input: n, which must be a nonnegative integer.
it Output: F(n).
# Preconditions: none
# Instructions: Load and run the program in SPIH, and answer
it the prompt.
it
# Algorithm for main program:
it print prompt
it call fib(l, 0, read) and print result.
it
# Register usage:
# $a2 - n (passed directly to fib)
it $sl - fCn)
                                    .data
                                    .align 2
# Data for prompts and output description
prmptl: .asciiz "\n\nThis program computes the the
                                    Fibonacci functi on."
prmpt2: .asciiz "\nEnter value for n: "
descr: .asciiz "fib(n) - "
                                    .text
                                    .align 2
                                    .globi
```

$\qquad$

``` start
-start:
it Print the prompts
```

li \$vo, 4 1 a $\$ \mathrm{aO}$, prmptl syscal1 li \$vo, 4 la \$a0, prmpt2 prompt syscall
\# Read $n$ and call fib with result li \$v0, 5 \# read_int system service syscall move $\$ a 2$, $\$ v 0 \quad \# \$ a 2-n-r e s u l t$ of read li \$al, $0 \quad \#$ Sal - fib(0) li $\$ a 0,1$ it $\$ a 0$ - fibtl) jal fib it call fib(n) move Isl, Ivo it $\$ s l-f i b(n)$

```
it Print result
```

    11 JvO, 4 it print_str system service ...
    la iaO , descr
    syscal1
    If \$vo, 1 it print_int system service ...
    move \(\$ a 0\), ts1 it ... passing argument fib(n)
    syscall
    \# Call system - exit
li \$vo. 10
syscal1
\# Algorithm for FibCa. b, count):
\# if (count - 0) return b
\# else return fib( $a+b$, $a$, count - 1).
it Register usage:
it \$a0 - a - fib(n-I)
it $\mathrm{Sal}-b-\mathrm{fib}(\mathrm{n}-2)$
it \$a2 - count (initially $n$, finally 0 ).
it ttl = temporary $\mathrm{a}+\mathrm{b}$
fib: bne \$a2, \$zero. fibneo \# if count - 0 ...
move $\$ \mathrm{vo}$, \$al \# ... return b
fibne0:
jr \$31
addi \$a2, \$a2, -1 \# count - count - 1
add \$tl, \$a0, \$ai \# \$tl - a + b
move \$al, taO it $\mathrm{b}=\mathrm{a}$
move \$ao, ttl \# a - a + old b
j fib it tail call fib(a+b. a, count-1)
2.18 No solution provided.

| 2.19 Irisin ASCII: | 73114105115 |
| :--- | :--- |
| Iris in Unicode: | 0049007200690073 |
| Julie in ASCII: | 74117108105101 |
| Julie in Unicode: | 004 A 0075006 C 00690065 |

2.20 Figure 2.21 shows decimal values corresponding to ACSII characters.

| A |  | b | y | t | e |  | i | s |  | 8 |  | b | i | t | s |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 65 | 32 | 98 | 121 | 116 | 101 | 32 | 101 | 115 | 32 | 56 | 32 | 98 | 101 | 116 | 115 | 0 |

### 2.29



The program computes $\mathrm{a} * \mathrm{~b}+100$.
2.30


The code determines the number of matching elements between the two arrays and returns this number in register $\$ \mathrm{v} 0$.
2.31 Ignoring the four instructions before the loops, we see that the outer loop (which iterates 2500 times) has three instructions before the inner loop and two after. The cycles needed to execute these are $1+2+1=4$ cycles and $1+2=3$ cycles, for a total of 7 cycles per iteration, or $2500 \times 7$ cycles. The inner loop requires $1+2+2+1+1+2=9$ cycles per iteration and it repeats $2500 \times 2500$ times, for a total of $9 \times 2500 \times 2500$ cycles. The total number of cycles executed is therefore $(2500 \times 7)+(9 \times 2500 \times 2500)=56,267,500$. The overall execution time is therefore $(56,267,500) /\left(2 \times 10^{9}\right)=28 \mathrm{~ms}$. Note that the execution time for the inner loop is really the only code of significance.

```
    2.32 ori HI, $t0. 25 # register ttl - StO I 25;
    2.34
    addi $v0, $zero, -1 # Initialize to avoid counting zero word
loop: lw, $vl, 0($a0) tf Read next word from source
    addi $v0, $v0, 1 # Increment count words copied
    sw $vl, 0($al) # Write to destination
    addi $a0, $a0, 4 # Advance pointer to next source
    addi Sal, $al, 4 # Advance pointer to next destination
    bne $vl, tzero, loop # Loop if word copied != zero
```

Bug I: Count(\$vO) is initialized to zero, not-1 to avoid counting zero word.
Bug 2: Count ( SvO ) is not incremented.
Bug 3: Loops if word copied is equal to zero rather than not equal.
2.37

| Pseudoinstruction | What it accomplishes | Solution |  |
| :---: | :---: | :---: | :---: |
| wove $5 \pm 1.352$ | $5 t 1=5 t 2$ | add | 5t1. \$t2, 5zero |
| clear- ItO | UO-0 | add | tto. \$zero. tzero |
| beq tti. small. L | if ${ }^{*}$ tl = small)goto L | $\begin{array}{\|l\|} \hline 11 \\ \text { beq } \\ \hline \end{array}$ | $\begin{aligned} & \text { sat, } \\ & \text { t } \ddagger 1, \text { siall. } \\ & \hline \end{aligned}$ |
| beq H2. big. L | if $<\mathbf{t t 2}=$ big) go to $L$ | $\begin{array}{\|l\|} \hline 11 \\ \text { beq } \\ \hline \end{array}$ | $\begin{array}{ll} 18 \mathrm{t}, & \text { big } \\ \text { tat, } & \text { szero. L } \end{array}$ |
| 11 ttl. small | t t ${ }^{*}$ small | addi | $t \geqslant 1$, \$2ero. small |
| 11 JtZ , big | $\mathrm{tt} \mathrm{Z}=$ big | lui on" | \%t2. upper(big) <br> It2, \$t2. lower(big) |
| ble tt3. St5. L | $\mathrm{tf}<$ * t \ll $=$ It5\} goto L | $\begin{aligned} & \text { sit } \\ & \text { beq } \end{aligned}$ | $\begin{aligned} & \text { tat, } s t 5, \mathrm{tt3} \\ & \text { tat, } s \text { zero, } L \end{aligned}$ |
| Dgt st4, st5. 1 | If $\{$ tt $4>$ it 5) gotoL | sit tine | tat, \$t5. St4 \$at, \$2ero. L |
| bge tt5. tt3. L | If(tt5>=tt3)gotoL | $\begin{aligned} & \text { sit } \\ & \text { beq } \end{aligned}$ | 1at. 5t5. tt3 lat. \$zero, L |
| addi ttO. ttZ. big | $\mathrm{StO}=\mathrm{ttZ}+\mathrm{big}$ | 11 add | $\begin{aligned} & \mathrm{tst}, \operatorname{s19} \\ & \mathrm{t} t 0 \text {. \$t } 1 . \text { tat } \end{aligned}$ |
| Iw it5, b1g(Jt2) | $\mathrm{tt} 5=$ Memoryltt2 + big] | 11 <br> add 2* | ```$at. big Jat. $at. %xz $t5, st2. tat``` |

Note: In the solutions, we make use of the 1 i instruction, which should be implemented as shown in rows 5 and 6 .
2.38 The problem is that we are using PC-relative addressing, so if that address is too far away, we won't be able to use 16 bits to describe where it is relative to the PC. One simple solution would be

```
here: bne $sO, $s2, skip
    j there
skip:
    *"
there: add $so, $so, $so
```

This will work as long as our program does not cross the 256 MB address boundary described in the elaboration on page 98 .
2.42 Compilation times and run times will vary widely across machines, but in general you should find that compilation time is greater when compiling with optimizations and that run time is greater for programs that are compiled without optimizations.
2.45 Let/be the number of instructions taken on the unmodified MIPS. This decomposes into $0.42 /$ arithmetic instructions ( $24 \%$ arithmetic and $18 \%$ logical), 0.361 data transfer instructions, $0.18 /$ conditional branches, and 0.031 jumps. Using the CPIs given for each instruction class, we get a total of $(0.42 \times 1.0+0.36 \mathrm{x}$ $1.4+0.18 \times 1.7+0.03 \times 1.2) \times$ cycles; if we call the unmodified machine's cycle time Cseconds, then the time taken on the unmodified machine is $(0.42 \times 1.0+$ $0.36 \times 1.4+0.18 \times 1.7+0.03 \times 1.2) \times / \mathrm{x}$ Cseconds. Changing some fraction,/ (namely 0.25 ) of the data transfer instructions into the autoincrement or autodecrement version will leave the number of cycles spent on data transfer instructions unchanged. However, each of the $0.36 \mathrm{x} / \mathrm{x}$ /data transfer instructions that are changed corresponds to an arithmetic instruction that can be eliminated. So, there are now only (0.42- (036 xf)) I a arithmetic instructions, and the modified machine, with its cycle time of $1.1 \times$ Cseconds, will take $\{(0.42-0.36 /) \times 1.0+0.36 \times$ $1.4+0.18 \times 1.7+0.03 \times 1.2) \times \mathrm{Ix} 1.1 \times$ Cseconds to execute. When/is 0.25 , the unmodified machine is $2.2 \%$ faster than the modified one.
2.46 Code befot ${ }^{m}$ e:


The number of instructions executed over 10 iterations of the loop is $10 \times 10+8+$ $1=109$. This corresponds to 10 complete iterations of the loop, plus a final pass that goes to Exit from the final bne instruction, plus the initial Iw instruction. Optimizing to use at most one branch or jump in the loop in addition to using only at most one branch or jump for out-of-bounds checking yields:

```
    Code after:
    Ik UZ. 4($s6) # temp reg $t2 = length of array save
    sit tto, $S3, tzero # temp reg $to - 1 if i < 0
    sit tt3, $s3, $tz # temp reg $t3 - 0 if i >- length
    slti tt3. $t3, 1 # flip the value of $t3
    or (t3. >t3, tto # $t3 - 1 if i is out of bounds
    bne tt3. (zero, IndexOutOfBounds # if out of bounds, goto Error
    stl ttl. >s3, 2 # tem reg Stl - 4 * 1
    add ttl. ttl, ts6 # Stl - address of saved]
    In tto, 8(ttl) # temp reg $tO - saved]
    bne sto, ts5, Exit # go to Exit if save[i] !- k
Loop: addi ts3. *s3, 1
    sit tto. $S3, tzero # temp reg $OO = 1 if i < 0
    sit tt3. >s3. tt2 # temp reg St3 = 0 if i >- length
    slti St3, <t3. 1 # flip the value of $t3
    or $t3. tt3, tto # $t3 = 1 if i is out of bounds
    bne it3, tzero, IndexOutOfBounds •# if out of bounds, goto Error
    addi itl. ttl, 4 # temp reg $tl = address of saved]
    lu tto. 8($tl) # temp reg $tO = save[i]
    beq no. «s5. Loop # go to Loop if save[i] = k
```

Exit:

The number of instructions executed by this new form of the loop is $10+10 * 9=$ 100.
2.47 To test for loop termination, the constant 401 is needed. Assume that it is placed in memory when the program is loaded:

```
    lw tt8, AddressConstant401(tzero) itt8 - 401
    lw tt7, 4(taO) itt7 = length of a[]
    lw tt6, 4(tal) Itst6 - length of b[]
    add tto. tzero, tzero itInitialize 1 - 0
Loop: sit $t4. tto. tzero itst4 - 1 If 1<0
bne tt4. tzero, IndexOutOfBounds itif i< 0. goto Error
sit tt4, ttO.St6 itt4 - 0 If 1 >- length
beq tt4. Jzero, IndexOutOfBounds itif i >- length, goto Error
sit $t4. tt0, tt7 itt4 = 0 if i >- length
beq tt4, tzero, IndexOutOfBounds itif i >- length, goto Error
add ttl, tal, Sto ittl - address of b[i]
lw tt2. 8(St1) itst2 - bti]
add $t2. tt2, tsO itst2 - b[i] + c
add $t3. taO. tto itt3 - address of a[i]
SW tt2, 8(tt3) ita[i] - b[i] + c
addi nO, tto, 4 iti - i + 4
sit tt4. StO, St8 itt8 - 1 If ttO < 401, i.e., i <= 100
bne tt4. tzero, Loop itgoto Loop if i <= 100
```

The number of instructions executed is $4+101 \mathrm{X} 14=1418$. The number of data references made is $3+101 \times 2=205$.

### 2.48

```
compareTo: sub $v0, $a0, Sal # return v[i].value - v[j+l],value
    jr $ra # return from subroutine
```

2.49 From Figure 2.44 on page 141, 36\% of all instructions for SPEC2000int are data access instructions. Thus, for every 100 instructions there are 36 data accesses, yielding a total of 136 memory accesses ( 1 to read each instruction and 36 to access data).
a. The percentage of all memory accesses that are for data $=36 / 136=26 \%$.
b. Assuming two-thirds of data transfers are loads, the percentage of all memory accesses that are reads $=(100+(36 \times 2 / 3)\} / 136=91 \%$.
2.50 From Figure 2.44,39\% of all instructions for SPEC2000fp are data access instructions. Thus, for every 100 instructions there are 39 data accesses, yielding a total of 139 memory accesses ( 1 to read each instruction and 39 to access data).
a. The percentage of all memory accesses that are for data $=39 / 139=28 \%$.
b. Assuming two-thirds of data transfers are loads, the percentage of all memory accesses that are reads $=(100+(39 \times 2 / 3)) / 139=91 \%$.
2.51 Effective $\mathrm{CPI}=$ Sum of (CPI of instruction type $x$ Frequency of execution)

The average instruction frequencies for SPEC2000int and SPEC2000fp are 0.47 arithmetic ( 0.36 arithmetic and 0.11 logical), 0.375 data transfer, 0.12 conditional branch, 0.015 jump. Thus, the effective CPI is $0.47 \times 1.0+0.375 \times 1.4+0.12 \times 1.7$ $+0.015 \times 1.2=1.2$.

### 2.52

| Accumulater |  |  |
| :---: | :---: | :---: |
| Instruction | Code bytes | Dita bytes |
| load b Acc - $\mathrm{b}_{\text {; }}$ | 3 | 4 |
| add c inct + - c ; | 3 | 4 |
| store a ${ }^{\text {co a }}$ - ACC: | 3 | 4 |
| add c ${ }^{\text {e }}$ Acc +- c : | 3 | 4 |
| store b Acc - b; | 3 | 4 |
| neg ${ }^{3}$ Act - Ace; | 1 | 0 |
| add a. it Acf - b; | 3 | 4 |
| store d $\%$ d - ACC; | 3 | 4 |
| Total: | 22 | 28 |

Code size is 22 bytes, and memory bandwidth is $22+28=50$ bytes.

| Stack |  |  |
| :--- | :---: | :---: |
| Instruction | Code bytes | Data bytes |
| push b | 3 | $\mathbf{4}$ |
| push c | 3 | 4 |
| add | 1 | 0 |
| dup | 1 | 0 |


| Stach |  |  |
| :--- | :---: | :---: |
| Instruction | Code bytes | Data bstes |
| pop a | 3 | 4 |
| push c | 3 | 4 |
| add | 1 | 0 |
| duo | 1 | 0 |
| pop b | 3 | 4 |
| neg | 1 | 0 |
| push a | 3 | 4 |
| add | 1 | 0 |
| pop d | 3 | 4 |
| Total: | 27 | 28 |

Code size is 27 bytes, and memory bandwidth is $27+28=55$ bytes.

| Memory-Mleatory |  |  |
| :--- | :---: | :---: |
| Nastruction | Code bytes | Data bytes |
| add d, b, c a-b+c | 7 | 12 |
| add b, a, c \# b-a+c | 7 | 12 |
| sub d, a, b $\quad \ddagger-\mathrm{b}-\mathrm{b}$ | 7 | 12 |
| Total: | 21 | 36 |

Code size is 21 bytes, and memory bandwidth is $21+36=57$ bytes.

| Load Store |  |  |  |
| :---: | :---: | :---: | :---: |
| Instruction |  | Code bytes | Data bytes |
| load \$1, b |  | 4 | 4 |
| load 12, c | f $52=\mathrm{c}$; | 4 | 4 |
| add \$3. \$1, 12 | 153-1i+sZ | 3 | 0 |
| store S3. a | pt-13: | 4 | 4 |
| add S1. 12. \$3 | \$ $51-12+\$ 3$; | 3 | 0 |
| store \$1. b | \$b-\$1: | 4 | 4 |
| sub \$4, 13, tl | f $54-53-\mathrm{tl}$ : | 3 | 0 |
| store \$4. d | fid - ti4 | 4 | 4 |
| Total: |  | 29 | 20 |

Code size is 29 bytes, and memory bandwidth is $29+20=49$ bytes.

The load-store machine has the lowest amount of data traffic. It has enough registers that it only needs to read and write each memory location once. On the other hand, since all ALU operations must be separate from loads and stores, and all operations must specify three registers or one register and one address, the loadstore has the worst code size. The memory-memory machine, on the other hand, is at the other extreme. It has the fewest instructions (though also the largest number of bytes per instruction) and the largest number of data accesses.
2.53 To know the typical number of memory addresses per instruction, the nature of a typical instruction must be agreed upon. For the purpose of categorizing computers as $0-, 1-, 2-, 3$-address machines, an instruction that takes two operands and produces a result, for example, a d d, is traditionally taken as typical.
Accumulator: An add on this architecture reads one operand from memory, one from the accumulator, and writes the result in the accumulator. Only the location of the operand in memory need be specified by the instruction. Category: 1address architecture.

Memory-memory: Both operands are read from memory and the result is written to memory, and all locations must be specified. Category: 3-address architecture.
Stack: Both operands are read (removed) from the stack (top of stack and next to top of stack), and the result is written to the stack (at the new top of stack). All locations are known; none need be specified. Category: 0-address architecture.
Load-store: Both operands are read from registers and the result is written to a register. Just like memory-memory, all locations must be specified; however, location addresses are much smaller-5 bits for a location in a typical register file versus 32 bits for a location in a common memory. Category: 3-address architecture.

### 2.54

```
    sbn temp, temp, .+1 # clears temp, always goes to next instruction
start: sbn temp, b, .+1 # Sets temp = -b
    sbn a, temp, .+1 # Sets a - a - temp - a - {-b) - a + b
```

2.55 There are a number of ways to do this, but this is perhaps the most concise and elegant:

```
            sbn c, c, .+1 # c = 0;
            sbn tmp, tmp, .+1 # tmp - 0;
            loop: sbn b, one, end # while {--b >= 0)
            sbn tmp, a, loop # tmp =a; /* always continue */
            end: sbn c, tmp, +1 # c = -tmp; /* - a x b */
```

2.56 Without a stored program, the programmer must physically configure the machine to run the desired program. Hence, a nonstored-program machine is one where the machine must essentially be rewired to run the program. The problem
with such a machine is that much time must be devoted to reprogramming the machine if one wants to either run another program or fix bugs in the current program. The stored-program concept is important in that a programmer can quickly modify and execute a stored program, resulting in the machine being more of a general-purpose computer instead of a specifically wired calculator.

```
2 . 5 7
MIPS:
    add tto. tze ro, $zero
    addi ttl, tze ro, 10
loop: sll $t2. to, 2
    add $t3, tt2, tal
    Iw tt4, 0(tt3)
    add tt4. tt4, tto
    sll $t2, to, 4
    add $t3, tt2, taO
    SW tt4, 0(tt3)
    addi (to, sto, 1
    bne $to. ttl . loop
t 1 - 0
    1 tt3 - address of b[i]
ttt4 - b[i]
ttt4 - bCi] + i
ttt2 - 1* 4* 2
ttt3 - address of a[2i]
t a[2i] - b[i] + 1
t i++
t loop if i !- 10
PowerPC:
```



### 2.58

MIPS:


PowerPC:
add tv0, Szero, Szero $\quad t$ freq - 0
add \$to, Szero, Szero $t 1-0$
addi «t8, Szero, $400 \quad$ t St $8-400$
add St7, SaO, Szero $\quad t$ keep track of a[i] with update addressing
outer: lwu (t4, 4(St7) $\quad t$ \$t4-a[i]
add Sso, Szero, Szero $t \times-0$
addi Sctr, Szero, 100 \# i - 100
add St6, SaO, Szero \# keep track of $a[j]$ with update addressing
inner: lwu St3, 4(\$t6) tSt3-a[j]
bne \$t3. St4, skip $\quad t$ if !a[i] !•- a[j]) skip x++
addi $\$ \mathrm{sO}$. SsO, $1 \quad$ X $\mathrm{X}++$


### 2.59

```
xor $s0, $s0, $sl
xor $sl, SsO, Isl
xor SsO. SsO. $sl
```


## Solutions for Chapter 3 Exercises

```
3.100000000 0000 0000 0001 0000 0000 00000two
3.2 1111 1111 1111 1111 1111 1000 0000 0001 1mo
```



```
3.4-250 ten
3.5 -17 ttn
3.6 2147483631wn
3 . 7
    addu $t2, Izero, $t3 # copy St3 into $t2
    bgez $t3, next # if $t3 >= 0 then done
    sub tt2, Szero, St3 # negate $t3 and place into $t2
```

Next:
3.9 The problem is that $A \_1$ ower will be sign-extended and then added to $\$$ to. The solution is to adjust A_upper by adding 1 to it if the most significant bit of A_l ower is a 1 . As an example, consider 6-bit two's complement and the address $23=010111$. If we split it up, we notice that $A \_1$ ower is 111 and will be signextended to $111111=-1$ during the arithmetic calculation. A_upper_adjusted $=011000=24$ (we added 1 to 010 and the lower bits are all Os). The calculation is then $24+-1=23$.
3.10 Either the instruction sequence
addu $\$$ t2, $\$ t 3, \$ t 4$
situ \$t2, \$t2. \$t4
or
addu $\$ t 2, \$ t 3, \$ t 4$
situ $\$ t 2$. $-\$ t 2, \$ t 3$
works.
3.12 To detect whether $\$ \mathrm{~s} 0<\$ \mathrm{~s} 1$, it's tempting to subtract them and look at the sign of the result. This idea is problematic, because if the subtraction results in an overflow, an exception would occur! To overcome this, there are two possible methods: You can subtract them as unsigned numbers (which never produces an exception) and then check to see whether overflow would have occurred. This method is acceptable, but it is lengthy and does more work than necessary. An alternative would be to check signs. Overflow can occur if $\$ \mathrm{~s} 0$ and $(-\$ \mathrm{~s} 1)$ share
the same sign; that is, if \$ s 0 and $\$$ s 1 differ in sign. But in that case, we don't need to subtract them since the negative one is obviously the smaller! The solution in pseudocode would be

```
if <$s0<0) and (Ssl>0) then
        $tO:-1
else if <$s0>0) and {$sl<OJ then
else
    $tl:-$sO-Ssr
    if ($tl<0) then
        $to:-1
        else
        $to:-0
```

3.13 Here is the equation:

$$
\text { Sum }=(\mathrm{a} \cdot \overline{\mathrm{~b}} \cdot \overline{\text { Carryln }})+(\overline{\mathrm{a}} \cdot \mathrm{~b} \cdot \overline{\text { Carryln }})+(\overrightarrow{\mathrm{a}} \cdot \overrightarrow{\mathrm{~b}} \cdot \text { Carryln })+(\mathrm{a} \cdot \mathrm{~b} \cdot \text { Carryln })
$$



### 3.23

| Current bits |  | Prev, bits | Operation | frason |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ai}+1$ | ai | ai $=1$ |  |  |
| 0 | 0 | 0 | None | Midde of a string of Os |
| 0 | 0 | 1 | Add the multiplicand | End of a string of Is |
| 0 | 1 | 0 | Add the multiplicand | A string of one 1, so subtract the multiplicand at position $i$ for the beginning of the string and add twice the multiplicand (twice to align with position $1+\mathrm{l}$ ) for the end of the string; net result, add the multiplicand |
| 0 | 1 | 1 | Add twice the multiplicand | End of a string of Is; must align add with 0 In position $i+1$ |
| 1 | 0 | 0 | Subtract twice the multiplicand | Beginning of a string of Is; must subtract with 1 in position $1+1$ |
| 1 | 0 | 1 | Subtract the multiplicand | End of string of Is, so add multiplicand, plus beginning of a string of Is, so subtract twice the multiplicand; net result is to subtract Hie multiplicand |
| 1 | 1 | 0 | Subtract the multiplicand | Beginning of a string of Is |
| 1 | 1 | 1 | None | Middle of a suing of Is |

One example of 6-bit operands that run faster when Booth's algorithm looks at 3 bits at a time is $21_{\operatorname{ten}} \times 27^{\wedge},=567^{\wedge}$.

Two-bit Booth's algorithm:

$$
\begin{aligned}
010101 & =2 \mathrm{I}_{\mathrm{ten}} \\
\mathrm{X} 011011 & =27 \wedge
\end{aligned}
$$

| -010101 | 10 string (always start with padding 0 to right of LSB) |
| :---: | :--- |
| 000000 | 11 string, middle of a string of Is, no operation |
| +010101 | 01 string, add multiplicand |
| -010101 | 10 string, subtract multiplicand |
| 000000 | 11 string |
| +010101 | 01 string |

[^0]Don't worry about the carry out of the MSB here; with additional sign extension for the addends, the sum would correctly have an extended positive sign. Now, using the 3-bit Booth's algorithm:

| $\begin{array}{r} 010101 \\ \text { X0110U } \end{array}$ | $\begin{aligned} & =21_{\text {ten }} \\ & =27 \wedge \end{aligned}$ |
| :---: | :---: |
| -010101 | 110 string (always start with padding 0 to right of LSB) |
| -010101 | 101 string, subtract the multiplicand |
| +•0101010 | 011 string, add twice the multiplicand (i.e., shifted left 1 place) |
| 11111101011 | two's complement of multiplicand with sign extension |
| 111101011 | two's complement of multiplicand with sign extension |
| + 0101010 |  |
| 01000110111 | "S67,., |

Using the 3 -bit version gives only 3 addends to sum to get the product versus 6 addends using the 2-bit algorithm.
Booth's algorithm can be extended to look at any number of bits $b$ at a time. The amounts to add or subtract include all multiples of the multiplicand from 0 to $2^{* 6 n^{1}}$. Thus, for $b>3$ this means adding or subtracting values that are other than powers of 2 multiples of the multiplicand. These values do not have a trivial "shift left by the power of 2numberofbitpositions"methodof computation.
3.25
$1 A \quad » \mathrm{fO},-8(» \mathrm{gp})$
$1 A \quad \$ \mathrm{f} 2,-\mathrm{ie}(\operatorname{tg} \mathrm{p})$
$1 A \quad \mathrm{Sf} 4,-24(\mathrm{Sgp})$
fmadd tfO. tfO, tf2, (f4
s.d tfO, -8(\$gp)
3.26 a .
$1=01000000011000000000000000100001$
$y=01000000101000000000000000000000$
Exponents
10000000
$+10000001$
100000001
$-01111111$
10000010
$X \quad 1.10000000000000000100001$
$y$ x1.010000000000000 00000000

11000000000000000010000100000000000000000000000
$+110000000000000000100001000000000000000000000$
1.1110000000000000010100101000000000000000000000

Round result for part b.
1.11111000000000000101001

Z0011 1100111000000000101011000000
Exponents
10000010

- 1111001

1001 --> shift 9 bits
1.11100000000000000101001010000000
$+\mathrm{z} \quad 111000000000101011000000$
1.111 OOOOOIUOOOOOOIO 1110101

GRS
Result:
01000001011100000111000001001111
b.
1.11111000000000000001001 result from mult.
$+\mathrm{z} \quad 111000000000101011$
1.11111000111000000011110011

GRS
01000001011100000111000001001110

### 3.27

a.

b.


d.


$$
\begin{array}{cccccccccccccccccccccccccccccccc}
- & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1
\end{array}
$$



$\qquad$


## Solutions for Chapter 6 Exercises

6.1
a. Shortening the ALU operation will not affect the speedup obtained from pipelining. It would not affect the dock cycle.
b. If the ALU operation takes $25 \%$ more time, it becomes the bottleneck in the pipeline. The clock cycle needs to be 250 ps . The speedup would be $20 \%$ less.
6.2
a. It takes $100 \mathrm{ps} * 10^{6}$ instructions $=100$ microseconds to execute on a nonpipelined processor (ignoring start and end transients in the pipeline).
b. A perfect 20 -stage pipeline would speed up the execution by 20 times.
c. Pipeline overhead impacts both latency and throughput.
6.3 See the following figure:

6.4 There is a data dependency through $\$ 3$ between the first instruction and each subsequent instruction. There is a data dependency through $\$ 6$ between the 1 w instruction and the last instruction. For a five-stage pipeline as shown in Figure 6.7, the data dependencies between the first instruction and each subsequent instruction can be resolved by using forwarding.
The data dependency between the load and the last add instruction cannot be resolved by using forwarding.
6.6 Any part of the following figure not marked as active is inactive.

stage 1

stage 2


### 3.28

a.


b.



c.
$\begin{array}{lllllllllllllllllllllllllllllllllll}1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 2 & 0 & 1 & 0 & 0 & 1 & 1\end{array}$

| $\ll$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 5 | 5 | 5 | 4 | 4 | 4 | 4 | 3 | 4 | 3 | 3 | 4 | 3 | 3 | 2 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 |






$\begin{array}{llllllllllllllllllllllll}1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1\end{array} 1$

d. Convert to positive:


Since signs differ, convert quotient to negative;

$$
11111111111111111111111111100101^{\wedge}
$$

### 3.29 Start

Set subtract bit to true

1. If subtract bit true: Subtract the Divisor register from the Remainder and place the result in the remainder register.
else Add the Divisor register to the Remainder and place the result in the remainder register.

Test Remainder
$>=0$
2. a. Shift the Quotient register to the left, setting rightmost bit to 1 .
$<0$
2. b. Set subtract bit to false.
3. Shift the Divisor register right 1 bit.
<33rd rep $\longrightarrow$ repeat
Test remainder
<0

Add Divisor register to remainder and place in Remainder register.
Done
Example:
Perform $n+1$ iterations for $n$ bits
Remainder 00001011
Divisor 00110000
Iteration 1 :
(subtract)
Rem 11011011
Quotient 0
Divisor 00011000
Iteration 2:
(add)
Rem 11110011
Q00
Divisor 00001100
Iteration 3:
(add)
Rem 11111111
Q000
Divisor 00000110
Iteration 4:
(add)
Rem 00000101
Q0001
Divisor 00000011
Iteration 5:
(subtract)
Rem 00000010
Q 00011
Divisor 00000001
Since remainder is positive, done.
$Q=0011$ and $\mathrm{Rem}=0010$

### 3.30

a. - 1391460350
b. 2903506946
c. $-8.18545 \mathrm{XMT}^{12}$
d.sw \$sO, "tO(16) sw Jrl6, Sr8(2)
3.31
a. 613566756
b. 613566756
c. $6.34413 \times 10^{17}$
d.addiu. \$s2, taO, 18724 addiu \$18, 14, $0 \times 8924$
3.35
. $285 \times 10 *$
$+9.84 \times 10^{*}$
$10.125 \times 10^{4}$
1.0125 X 10*
with guard and round: $1.01 \times 10^{5}$
without: $1.01 \times 10^{5}$

### 3.36

$3.63 \times 10^{4}$
$\frac{+.687 \times 10^{4}}{4.317 \times 10^{4}}$
with guard and round: $4.32 \times 10^{4}$
without: $4.31 \times 10^{4}$
3.37

$$
\begin{aligned}
20_{\text {ten }} & =10100_{\text {two }}=1.0100_{\text {two }} \\
\text { Sign } & =0, \text { Significand }-.01 \overline{0} \\
\text { Single exponent } & =4+127=131 \\
\text { Double exponent } & =4+1023=1027
\end{aligned}
$$



### 3.38


3.39

$$
\begin{aligned}
{ }_{-}^{l} u n & =0.0 \overline{001} 1 \hat{\jmath}=\mathrm{U} 0 \overline{01 \mathrm{~L}} \mathrm{TM} * 2^{\prime \prime *} * \\
\text { Sign } & =0, \text { Significand }=\cdot \overline{0011} \\
\text { Single exponent } & =-A+127=123 \\
\text { Double exponent } & =-4+1023=1019
\end{aligned}
$$



I1 0001111010101010101010101010101

Double precision
$1011111111201010101010101010101010101010101010101010101010101010 \quad$ trunc 1011111111101010101010101010101010101010101010101020101010101021 round
3.41 No , since floating point adds are not associative, doing them simultaneously is not the same as doing them serially.

### 3.42

a.

Convert $+1.1011 \cdot 2^{11}+-1.11 * 2^{-2}$
1.10110000000000000000000
$-0.00000000000000011100000$
1.10101111111111100100000
oiooono noi oiii mi mi ooioocoo
b. Calculate new exponent:

```
        111111
        1000110 1
+01111101
-011111111 minusbias
11111111
    10001011 new exponent
```

Multiply significands:
1.10110000000000000000000
xi.no 00000000000000000000

11111
110110000000000000000000000000000000000000000
1101100000000000000000000000000000000000000000

| +1.1011000000000000000000000000000000000000000000 |
| :---: | :---: |
| $10.11 \quad 11010000000000000000000000000000000000000000$ |

Normalize and round:
exponent 10001100
signifkand
1.01110100000000000000000

Signs differ, so result is negative:
11000110001110100000000000000000
3.43

01011111101111100100000000000000
01010001111110000000000000000000
a. Determine difference in exponents:

10111111
-1010 0011

$$
0011100-->28
$$

Add signiiicands after scaling:
1.011111001000000000000000000000000000000000000000000
$+0.000000000000000000000000000111110000000000000000000$
1.011111001000000000000000000111110000000000000000000

Round (truncate) and repack:
01011111101111100100000000000000.

01011111101111100100000000000000
b. Trivially results in zero:

00000000000000000000000000000000
c. We are computing $(x+y)+z$, where $z=-x$ and $y^{*} 0$
$(x+y)+-x=y$ intuitively
$(\mathrm{x}+y)+-x=0$ with finite floating-point accuracy

### 3.44

a. $2^{15}-1=32767$
b.

$$
\begin{aligned}
& \tilde{2.1}_{n, \alpha, z}^{n} \times 2^{2^{15}} \\
& 2^{2^{11}}=3.23 \times 10^{616} \\
& 2^{2^{12}}=1.04 \times 10^{1233} \\
& 2^{2^{13}}=1.09 \times 10^{24 n} \\
& 2^{2 "} ;=1.19 \times 10^{4932} \\
& 2^{2^{15}}:=1.42 \times 10^{9,64}
\end{aligned}
$$

## 50

as small as $2.0_{\mathrm{wn}} \times 10^{19864}$
and almost as large as $2.0_{\text {ten }} \times 10^{9864}$
c. $20 \%$ more significant digits, and 9556 orders of magnitude more flexibility. (Exponent is 32 times larger.)
3.45 The implied 1 is counted as one of the significand bits. So, 1 sign bit, 16 exponent bits, and 63 fraction bits.

### 3.46

Load $2 \times 10^{1<n}$
Square it $4 \times 10^{616}$
Square it $1.6 \times 10^{1233}$
Square it $2.5 \times 10^{2466}$
Square it $6.2 \times 10^{4932}$
Square it $3.6 \times 10^{986 s}$
Min 6 instructions to utilize the full exponent range.

## Solutions for Chapter 4 Exercises

4.1 For PI, M2 is 4/3 ( $2 \mathrm{sec} / 1.5 \mathrm{sec}$ ) times as fast as M1. For P2, M1 is 2 times as fast (10 $\mathrm{sec} / 5 \mathrm{sec}$ ) as M2.
4.2 We know the number of instructions and the total time to execute the program. The execution rate for each machine is simply the ratio of the two values. Thus, the instructions per second for PI on Ml is ( $5 \times 10^{9}$ instructions $/ 2$ seconds) $=2.5 \times 10^{9} \mathrm{IPS}$, and the instructions for PI on M2 is $\left(6 \times 10^{9}\right.$ instructions $/ 1.5$ seconds) $=4 \times 10^{9}$ IPS.
4.3 M2 runs $4 / 3$ as fast as M1, but it costs $8 / 5$ as much. As $8 / 5$ is more than $4 / 3$, Ml has the better value.
4.6 Running PI 1600 times on M1 and M2 requires 3200 and 2400 seconds respectively. This leaves 400 seconds left for M1 and 1200 seconds left for M2. In that time M1 can run ( 400 seconds $/\{5$ seconds/iteration $)$ ) $=80$ iterations of P2. M2 can run $(1200$ seconds/(10 seconds/iteration $))=120$ iterations. Thus M2 performs better on this workload.

Looking at cost-effectiveness, we see it costs (\$500/(80 iterations/hour)) $=\$ 6.25$ per (iteration/hour) for M1, while it costs ( $\$ 800 /(120$ iterations/hour)) $=\$ 6.67$ per (iteration/hour) for M2. Thus M1 is most cost-effective.

## 4.7

a. Time $=($ Seconds/cycle $) *($ Cycles/instruction $) *$ (Number of instructions)

Therefore the expected CPU time is ( 1 second $/ 5 \times 10^{9}$ cycles) * $(0.8$ cycles/instruction) $*\left(7.5 \times 10^{9}\right.$ instructions $)=1.2$ seconds
b. Preceived 1.2 seconds $/ 3$ seconds or $40 \%$ of the total CPU time.
4.8 The ideal instruction sequence for PI is one composed entirely of instructions from class A (which have CPI of 1 ). So Mi's peak performance is ( $4 \times 10^{9}$ cydes $/$ second $) /(1$ cycle $/$ instruction $)=4000$ MIPS .
Similarly, the ideal sequence for M2 contains only instructions from A, B, and C (which all have a CPI of 2). So M2's peak performance is ( $6 \times 10^{9}$ cycles/second)/ $(2$ cycles/instruction $)=3000$ MIPS.
4.9 The average CPI of PI is $(1 \times 2+2+3+4+3) / 6=7 / 3$. The average CPI of P 2 is $(2 \times 2+2+2+4+4) / 6=8 / 3$. P2 then is $\left(\left(6 \times 10^{9}\right.\right.$ cydes $/$ second $) /(8 / 3$ cycles/instruction $)) /\left(\left(\begin{array}{lll}4 & \times 10^{9} & \text { cydes } / \text { second }) /(7 / 3 \mathrm{cydes} / \text { instruction }))\end{array}=21 / 16\right.\right.$ times faster than PI.
4.10 Using Cl , the average CPI for II is $(.4 * 2+.4 * 3+.2 * 5)=3$, and the average CPI for 12 is $(.4 * 1+.2 * 2+.4 * 2)=1.6$. Thus, with Cl , II is $\left(\left(6 \times 10^{9}\right.\right.$ cycles $/ \mathrm{sec}-$ ond) $/ \wedge$ cydes/instruction $) /\left(\left(3 \times 10^{9}\right.\right.$ cycles/second $) /(1.6$ cydes/instruction $\left.)\right)$ $=16 / 15$ times as fast as 12 .

Using C2, the average CPI for 12 is $(.4 * 2+.2 * 3+.4 * 5)=3.4$, and the average CPI for 12 is $(.4 * 1+.4 * 2+.2 * 2)=1.6$. So with C2,12 is faster than II by factor of $\left(\left(3 \times I 0^{9}\right.\right.$ cydes $/$ second $) /(1.6$ cydes $/$ instruction $\left.)\right) /\left(\left(6 \times 10^{9}\right.\right.$ cydes $/$ second $) /(3.4$ cycles/instruction)) $=17 / 16$.
For the rest of the questions, it will be necessary to have the CPIs of 11 and 12 on programs compiled by C3. For II, C3 produces programs with CPI (. $6 * 2+.15 *$ $3+.25 * 5)=2.9 .12$ has CPI $(.6 * 1+.15 * 2+.25 * 2)=1.4$.
The best compiler for each machine is the one which produces programs with the lowest average CPI. Thus, if you purchased either II or 12 , you would use C3.
Then performance of II in comparison to 12 using their optimal compiler (C3) is $\left(\left\{6 \times 10^{9}\right.\right.$ cydes/second $) /(2.9$ cydes/instmction $\left.)\right) /\left(\left(3 \times 10^{9}\right.\right.$ cydes $/$ second $) /(1.4$ cycles/instruction $))=28 / 29$. Thus, 12 has better performance and is the one you should purchase.
4.11 Program Prunning on machine M takes $\left(10^{9}\right.$ cydes/seconds) $* 10$ seconds $=$ $10^{10}$ cydes. $\mathrm{P}^{7}$ takes ( $10^{9}$ cydes/seconds) $* 9$ seconds $=9 \times 10^{9}$ cydes. This leaves $10^{9}$ less cycles after the optimization.
Everytime we replace a mult with two adds, it takes $4-2 * 1=2$ cydes less per replacement.
Thus, there must have been $10^{9}$ cydes $/(2$ cydes $/$ replacement $)=5 \times 10^{8}$ replacements to make P into $\mathrm{P}^{\prime}$.
4.12 The first option reduces the number of instructions to $80 \%$, but increases the time to $120 \%$. Thus it will take: $0.8 * 1.2=0.96$ as much time as the initial case.
The second option removes $20 \mathrm{~W} 2=10 \%$ of the instructions and increases the time taken to $110 \%$. Therefore it will take $0.9 * 1.1=0.99$ times as much time as the initial case.
Therefore, the first option is the faster of the two, and it is faster than the orginial, so you should have hardware automatically do garbage collection.
4.13 Let $\mathrm{I}=$ number of instructions in program and $\mathrm{C}=$ number of cydes in program. The six subsets are $\{$ dock rate, C $\}$ \{cycle time, C$\}\{$ MIPS, 1$\}\{$ CPI, C, MIPS! $\{\mathrm{CPI}, \mathrm{I}$, clock rate $\}$ \{CPI, I, cyde time $\}$. Note that in every case each subset has to have at least one rate $\{\mathrm{CPI}$, dock rate, cyde time, MIPSJ and one absolute $\{\mathrm{C}, \mathrm{I}\}$.
4.14 The total execution time for the machines are as follows:

Computer $\mathrm{A}=2+20+200$ seconds $=222$ seconds
Computer $B=5+20+50$ seconds $=75$ seconds
Computer $\mathrm{C}=10+20+15$ seconds $=45$ seconds

Thus computer C is fester. It is $75 / 45=5 / 3$ times fester than computer B and $222 / 45=74 / 15$ times faster than computer A.
4.15 With the new weighting the total execution time for the group of programs is:
Computer $\mathrm{A}=8 * 2+2 * 20+1 * 200$ seconds $=256$ seconds
Computer B $=8 * 5+2 * 20+1 * 50$ seconds $=130$ seconds
Computer C $=8 * 10+2 * 20+1 * 15$ seconds $=135$ seconds
So with this workload, computer B is faster by a factor of $135 / 130=1.04$ with respect to computer C and a factor of $256 / 130=1.97$ with respect to computer A . This new weighting reflects a bias from the previous results by a bias toward program 1 and program 2, which resulted in computer A and computer B looking comparitively better than before.
4.16 Comparing the times of the program executions on computer A, we see that to get an equal amount of execution time, we will have to run program 1100 times, program 210 times, and Program 31 time. This results in the following execution times:

Computer $\mathrm{A}=100 * 2+10 * 20+1 * 200$ seconds $=600$ seconds
Computer $\mathrm{B}=100 * 5+10 * 20+1 * 50$ seconds $=750$ seconds
Computer $\mathrm{C}=100 * 10+10 * 20+1 * 15$ seconds $=1215$ seconds
So computer A is fastest with this workload.
Using computer B's program execution times to determine a weighting, we get a ratio of 20:5:2 for program 1, program 2, and program 3, respectively. This results in the following execution times:

Computer $\mathrm{A}=20 * 2+5 * 20+2 * 200$ seconds $=540$ seconds
Computer $B=20!* 5+5 * 20+2 * 50$ seconds $=300$ seconds
Computer $\mathrm{C}=20 * 10+5 * 20+2 * 15$ seconds $=330$ seconds
So in this case, computer B is fastest.
Using the execution times on computer $C$, we get a 6:3:4 ratio, resulting in the following total execution times:

Computer $\mathrm{A}=6 * 2+3 * 20+4^{*} 200$ seconds $=872$ seconds
Computer $\mathrm{B}=6 * 5+3^{*} 20+4^{*} 50$ seconds $=290$ seconds
Computer $\mathrm{C}=6^{*} 10+3^{*} 20+4^{*} 15$ seconds $=180$ seconds
So in this case computer C is fastest.

As we did the weighting to equalize the times on one particular machine, we ended up running programs that that computer could do the fastest most often and the programs that it was slower on less often. This will tend to be a comparative improvement in the execution time for the machine we are normalizing time to (as die weightings are not guaranteed to bias towards the programs that the other machines are better at). In this example, this type of weighting was enough to make that computer appear the fastest.
4.17 We know CPI is equal to (Cydes/second)/(Instructions/second). So the CPI of PI on Ml is $\left(4 \times 10^{9}\right.$ cydes $/$ second $) /\left(2.5 \times 10^{*}\right.$ instructions $/$ second $)=1.6 \mathrm{CPI}$, and the CPI of PI on M2 is $\left(6 \times 10^{9}\right.$ cydes $/$ second $) /\left(4 \times 10^{9}\right.$ instructions/second $)$ $=1.5 \mathrm{CPI}$.
4.18 We have the CPI, the dock rate, and the total execution time, and we're trying to find the total number of instructions. Using the following equation:

$$
(\text { Cydes/instruction }) /(\text { Cydes/second }) * \text { Instructions }=(\text { Execution time })
$$

We find that there are ( 5 seconds) * $\left(4 \times 10^{9}\right.$ cydes $/$ second $) /(0.8$ cydes $/$ instruction $)=12.5 \times 10^{9}$ instructions in P2 on M1, and ( 10 seconds) * $\left(6 \times 10^{9}\right.$ cydes $/$ second $) /(1.5 \mathrm{CPI})=40 \times 10^{9}$ instructions in P 2 on M2.
4.19 No solution provided.
4.20 No solution provided.
4.21 No solution provided.
4.22 Using Amdahl's law (or just common sense), we can determine the following:

- Speedup if we improve only multiplication $=100 /(30+50+20 / 4)=100 / 85$ $=1.18$.
- Speedup if we only improve memory access $=100 /(30+50 / 2+20))=$ $100 / 75=1.33$.
- Speedup if both improvements are made $=100 /(30+50 / 2+20 / 4)=100 / 60$ $=1.67$.
4.23 The problem is solved algebraically and results in the equation

$$
100 /(\mathrm{r}+(100-\mathrm{X}-\mathrm{Y})+X / 4)=100 / \mathrm{CX}+(100-X-Y)+172)
$$

where $X=$ multiplication percentage and $Y=$ memory percentage. Solving, we get memory percentage $=15 \mathrm{x}$ multiplication percentage. Many examples thus exist: for example, multiplication $=20 \%$, memory $=30 \%$, other $=50 \%$, or multiplication $=30 \%$, memory $=45 \%$, other $=25 \%$, and so on.

## a. 9A $\mathrm{Q}_{\text {pee }} A_{u p}=\frac{\text { Execution time before improvement }}{\text { Execution time after improvement }}$

Rewrite the execution time equation:
Execution time after improvement $=$ Execution time affectedbyimprovement $+{ }_{\wedge_{a t i a n}, i m e u n a f f e c t e d}$
Amount or improvement
$=$ Execution time affected + Amount of improvement $\times$ Execution time unaffected
Amount of improvement
Rewrite execution time affected by improvement as execution time before improvement $\mathrm{X} f$, where /is the fraction affected. Similarly execution time unaffected.

- $\frac{\text { Execution time before improvement }}{\text { Amount of improvement }} \times f_{+} \wedge \wedge \wedge$ befere improvementx(i-f1
$-\left(\frac{1}{1} \frac{1}{}+(1-f) \frac{1}{\int} \times\right.$ Execution time before improvement


The denominator has two terms: the fraction improved ( $f$ ) divided by the amount of the improvement and the fraction unimproved ( $1-/$ ).
4.25 We can just take the GM of the execution times and use the inverse.

$$
\mathrm{GM}(\mathrm{~A})=\sqrt[\mathrm{VIOOO}]{\mathrm{G}}=32, \mathrm{GM}(\mathrm{~B})=, \sqrt{1000}=32, \text { and } \mathrm{GM}(\mathrm{C})=\wedge \overline{400}=20
$$

so C is fastest.
$4.26 \mathrm{~A}, \mathrm{~B}: \mathrm{B}$ has the same performance as A . If we run program 2 once, how many times should we run program 1 ? $x+1000=10 J C+100$, or $x=100$. So the mix is $99 \%$ program $1,1 \%$ program 2.
$\mathrm{B}, \mathrm{C}: \mathrm{C}$ is faster by the ratio of $\frac{32}{20}=1.6$.
Program 2 is run once, so we have $10 \mathrm{JC}+100=1.6 \mathrm{x}(20 \mathrm{x}+20), \mathrm{x}=3.1$ times. So the mix is $76 \%$ program 1 and $24 \%$ program 2.
$\mathrm{A}, \mathrm{C}: \mathrm{C}$ is also faster by 1.6 here. We use the same equation, but with the proper times: $x+1000=1.6 \times\{20 x+20), x=31.2$. So the mix is $97 \%$ program 1 and $3 \%$ program 2 . Note that the mix is very different in each case!
4.27 No solution provided.
4.28 No solution provided.
4.29 No solution provided.
4.30

| Program | Computer A | Computer B | Compater C |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 10 | 1 |
| 2 | 1 | 0.1 | 1 |

4.31 The harmonic mean of a set of rates,

where AM is the arithmetic mean of the corresponding execution times.

### 4.32 No solution provided.

4.33 The time of execution is (Number of instructions) * (CPI) * (Clock period).

So the ratio of the times (the performance increase) is:

$$
\begin{aligned}
10.1 & =\frac{(\text { Number of instructions }) *(\mathrm{CPI}) *(\text { Clock period })}{(\text { Number of instructions w/opt. }) *(\mathrm{CPI} \text { w/opt. }) *(\text { Clock period })} \\
& =1 /(\text { Reduction in instruction count }) *(2.5 \text { improvement in CPI })
\end{aligned}
$$

Reduction in instruction count $=.2475$.
Thus the instruction count must have been reduced to $24.75 \%$ of the original.

### 4.34 We know that

(Number of instructions on V$) *(\mathrm{CPI}$ on V$) *$ (Clock period)
$5=\frac{(\text { Time on } \mathrm{V})}{(\text { Time on } \mathrm{P})}-\frac{(\text { Number of instructions on } \mathrm{V}) *(\mathrm{CPI} \text { on } \mathrm{V}) *(\text { Clock period })}{(\text { Number of instructions on } \mathrm{P}) *(\mathrm{CPI} \text { on } \mathrm{P}) *(\text { Clock period })}$
$5=(1 / 1.5) *(\mathrm{CPI}$ ofV $) /(1.5 \mathrm{CPI})$
CPI of $\mathrm{V}=11.25$.
4.45 The average CPI is $.15 * 12$ cycles/instruction $+.85 * 4$ cycles/instruction $=$ 5.2 cycles/instructions, of which $.15 * 12=1.8$ cycles/instructions of that is due to multiplication instructions. This means that multiplications take up 1.8/5.2 = $34.6 \%$ of the CPU time.
4.46 Reducing the CPI of multiplication instructions results in a new average CPI of $.15 * 8+.85 * 4=4.6$. The clock rate will reduce by a factor of $5 / 6$. So the new performance is $(5.2 / 4.6)^{*}(5 / 6)=26 / 27.6$ times as good as the original. So the modification is detrimental and should not be made.
4.47 No solution provided.
4.48 Benchmarking suites are only useful as long as they provide a good indicator of performance on a typical workload of a certain type. This can be made untrue if the typical workload changes. Additionally, it is possible that, given enough time, ways to optimize for benchmarks in the hardware or compiler may be found, which would reduce the meaningfulness of the benchmark results. In those cases changing the benchmarks is in order.
4.49 Let Tbe the number of seconds that the benchmark suite takes to run on Computer A. Then the benchmark takes $10 * \mathrm{~T}$ seconds to run on computer B . The new speed of A is $(4 / 5 * T+1 / 5 *(T / 50))=0.804$ Tseconds. Then the performance improvement of the optimized benchmark suite on A over the benchmark suite on B is $10 * \mathrm{~T} /(0.804 T)=12.4$.
4.50 No solution provided.
4.51 No solution provided.
4.82 No solution provided.

## Solutions for Chapter 5 Exercises

### 5.1 Combinational logic only: $\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{h}, \mathrm{i}$

Sequential logic only: f, g, j
Mixed sequential and combinational: $\mathrm{d}, \mathrm{e}, \mathrm{k}$

## 5.2

a. RegWrite $=0$ : All R-format instructions, in addition to 1 w , will not work because these instructions will not be able to write their results to the register file.
b. ALUopl $=0$ : All R-format instructions except subtract will not work correctly because the ALU will perform subtract instead of the required ALU operation.
c. $\mathrm{ALUopO}=0$ : beq instruction will not work because the ALU will perform addition instead of subtraction (see Figure 5.12), so the branch outcome may be wrong.
d. Branch (or PCSrc) $=0$ : beq will not execute correctly. The branch instruction will always be not taken even when it should be taken.
e. MemRead $=0: 1 \mathrm{w}$ will not execute correctly because it will not be able to read data from memory.
f. MemWrite $=0: s w$ will not work correctly because it will not be able to write to the data memory.

## S. 3

a. RegWrite $=1:$ sw and beq should not write results to the register file, sw (beq) will overwrite a random register with either the store address (branch target) or random data from the memory data read port.
b. $\mathrm{ALUopO}=1: 1 \mathrm{w}$ and sw will not work correctly because they will perform subtraction instead of the addition necessary for address calculation.
c. ALUopl = 1: 1 w and sw will not work correctly. 1 w and sw will perform a random operation depending on the least significant bits of the address field instead of addition operation necessary for address calculation.
d. Branch = 1: Instructions other than branches (beq) will not work correctly if the ALU Zero signal is raised. An R-format instruction that produces zero output will branch to a random address determined by its least significant 16 bits.
e. MemRead = 1: All instructions will work correctly. (Data memory is always read, but memory data is never written to the register file except in the case oflw.)
f. MemWrite = 1: Only sw will work correctly. The rest of instructions will store their results in the data memory, while they should not.
5.7 No solution provided.
5.8 A modification to the datapath is necessary to allow the new PC to come from a register (Read data 1 port), and a new signal (e.g., JumpReg) to control it through a multiplexor as shown in Figure 5.42.

A new line should be added to the truth table in Figure 5.18 on page 308 to implement the j r instruction and a new column to produce the JumpReg signal.
5.9 A modification to the data path is necessary (see Figure 5.43) to feed the shamt field (instruction [10:6]) to the ALU in order to determine the shift amount The instruction is in R-Format and is controlled according to the first line in Figure 5.18 on page 308 .

The ALU will identify the s 11 operation by the ALUop field.
Figure 5.13 on page 302 should be modified to recognize the opcode of si 1 ; the third line should be changed to 1X1X0000 0010 (to discriminate the a d d and s s 1 functions), and a new line, inserted, for example, 1X0X0000 0011 (to define si 1 by the 0011 operation code).
5.10 Here one possible 1 ui implementation is presented:

This implementation doesn't need a modification to the datapath. We can use the ALU to implement the shift operation. The shift operation can be like the one presented for Exercise 5.9, but will make the shift amount as a constant 16 . A new line should be added to the truth table in Figure 5.18 on page 308 to define the new shift function to the function unit. (Remember two things: first, there is no funct field in this command; second, the shift operation is done to the immediate field, not the register input.)

RegDst $=1$ : To write the ALU output back to the destination register ( trt ).
ALUSrc $=1$ : Load the immediate field into the ALU.
MemtoReg $=0$ : Data source is the ALU .
RegWrite $=1:$ Write results back.
MemRead $=0$ : No memory read required.
MemWrite $=0$ : No memory write required.
Branch $=0$ : Not a branch.
ALUOp $=11$ : si 1 operation.
This ALUOp (11) can be translated by the ALU assh1,ALUI1.16 by modifying the truth table in Figure 5.13 in a way similar to Exercise 5.9.


FGURE S.42


FIGURE 5.43
5.U A modification is required for the datapath of Figure 5.17 to perform the autoincrement by adding 4 to the $\$ \mathrm{rs}$ register through an incrementer. Also we need a second write port to the register file because two register writes are required for this instruction. The new write port will be controlled by a new signal, "Write 2", and a data port, "Write data 2." We assume that the Write register 2 identifier is always the same as Read register 1 \{ $\$$ rs). This way "Write 2" indicates that there is second write to register file to the register identified by "Read register 1, " and the data is fed through Write data 2.
A new line should be added to the truth table in Figure 5.18 for the 1 _ in c command as follows:
RegDst $=0$ : First write to $\$ \mathrm{rt}$.
ALUSrc $=1$ : Address field for address calculation.
MemtoReg = $1:$ Write loaded data from memory .
RegWrite $=1:$ Write loaded data into $\$ \mathrm{rt}$.
MemRead = 1: Data memory read.
MemWrite $=0$ : No memory write required.
Branch $=0$ : Not a branch, output from the PCSrc controlled mux ignored.
ALUOp $=00$ : Address calculation.
Write2 $=1$ : Second register write (to \$rs).
Such a modification of the register file architecture may not be required for a mul-tiple-cycle implementation, since multiple writes to the same port can occur on different cycles.
5.12 This instruction requires two writes to the register file. The only way to implement it is to modify the register file to have two write ports instead of one.
5.13 From Figure 5.18, the MemtoReg control signal looks identical to both signals, except for the don't care entries which have different settings for the other signals. A don't care can be replaced by any signal; hence both signals can substitute for the MemtoReg signal.
Signals ALUSre and MemRead differ in that sw sets ALSrc (for address calculation) and resets MemRead (writes memory: can't have a read and a write in the same cycle), so they can't replace each other. If a read and a write operation can take place in the same cycle, then ALUSrc can replace MemRead, and hence we can eliminate the two signals MemtoReg and MemRead from the control system.
Insight: MemtoReg directs the memory output into the register file; this happens only in loads. Because sw and beq don't produce output, they don't write to the
register file (Regwrite $=0$ ), and the setting of MemtoReg is hence a don't care. The important setting for a signal that replaces the MemtoReg signal is that it is set for 1 w (Mem->Reg), and reset for R-format (ALU->Reg), which is the case for the ALUSrc (different sources for ALU identify 1 w from R-format) and MemRead (1 w reads memory but not R-format).
5.14 swap $\$$ rs, $\$$ rt can be implemented by

```
    addi $rd,$rs,0
```

    addi \(\$ \mathrm{rs}, \$ \mathrm{rt}, 0\)
    addi \(\$ \mathrm{rt}, \$ \mathrm{rd}, 0\)
    if there is an available register $\$ \mathrm{rd}$
or
sw \$rs,temp(\$rO)
addi $\$ r s, \$ r t, 0$
Iw $\$ \mathrm{rt}, \mathrm{temp}(\$ \mathrm{rO})$
if not.
Software takes three cycles, and hardware takes one cycle. Assume Rs is the ratio of swaps in the code mix and that the base CPI is 1 :

Average MIPS time per instruction $=R s^{*} 3^{*} \mathrm{~T}+(1-R s)^{*} 1^{*} T=\{2 R s+1) * T$
Complex implementation time $=1.1 * T$
If swap instructions are greater than $5 \%$ of the instruction mix, then a hardware implementation would be preferable.
5.27 1_incr $\$ \mathrm{rt}$, Address(Irs) can be implemented as

```
?w trt.Address(trs)
```

    addi \(\$ r s, \$ r s, 1\)
    Two cycles instead of one. This time the hardware implementation is more efficient if the load with increment instruction constitute more than $10 \%$ of the instruction mix.
5.28 Load instructions are on the critical path that includes the following functional units: instruction memory, register file read, ALU, data memory, and register file write. Increasing the delay of any of these units will increase the clock period of this datapath. The units that are outside this critical path are the two
adders used for PC calculation (PC +4 and $\mathrm{PC}+$ Immediate field), which produce the branch outcome.

Based on the numbers given on page 315, the sum of the the two adder's delay can tolerate delays up to 400 more ps.
Any reduction in the critical path components will lead to a reduction in the dock period.
5.29
a. RegWrite $=0$ : All R-format instructions, in addition to 1 w , will not work because these instructions will not be able to write their results to the register file.
b. MemRead $=0$ : None of the instructions will run correctly because instructions will not be fetched from memory.
c. MemWrite $=0: \mathrm{s} \mathrm{w}$ will not work correctly because it will not be able to write to the data memory.
d. IRWrite $=0$ : None of the instructions will run correctly because instructions fetched from memory are not properly stored in the IR register.
e. PCWrite $=0$ : Jump instructions will not work correctly because their target address will not be stored in the PC.
f. PCWriteCond $=0$ : Taken branches will not execute correctly because their target address will not be written into the PC.
5.30
a. RegWrite $=1:$ Jump and branch will write their target address into the register file, sw will write the destination address or a random value into the register file.
b. MemRead = 1: All instructions will work correctly. Memory will be read all the time, but IRWrite and IorD will safeguard this signal.
c. MemWrite $=1:$ All instructions will not work correctly. Both instruction and data memories will be written over by the contents of register $B$.
d. IRWrite $=1:$ lw will not work correctly because data memory output will be translated as instructions.
e. PCWrite $=1:$ All instructions except jump will not work correctly. This signal should be raised only at the time the new PC address is ready (PC +4 at cycle 1 and jump target in cycle 3 ). Raising this signal all the time will corrupt the PC by either ALU results of R-format, memory address of $1 \mathrm{w} / \mathrm{sw}$, or target address of conditional branch, even when they should not be taken.
f. PCWriteCond $=1$ : Instructions other than branches (beq) will not work correctly if they raise the ALU's Zero signal. An R-format instruction that produces zero output will branch to a random address determined by .their least significant 16 bits.
5.31 RegDst can be replaced by $\overline{\text { ALUSrc }}, \overline{\text { MemtoReg }}, \overline{\text { MemRead }}$, ALUopl. MemtoReg can be replaced by $\overline{\text { RegDst, }}$ ALUSrc, MemRead, or ALUOpl.
Branch and ALUOpO can replace each other.
5.32 We use the same datapath, so the immediate field shift will be done inside theALU.

1. Instruction fetch step: This is the same ( $\mathrm{IR}<=$ Memory $[\mathrm{PCl} ; \mathrm{PC}<=\mathrm{PC}+\bullet 4$ )
2. Instruction decode step: We don't really need to read any register in this stage if we know that the instruction in hand is a 1 u 1 , but we will not know this before the end of this cycle. It is tempting to read the immediate field into the ALU to start shifting next cycle, but we don't yet know what the instruction is. So we have to perform the same way as the standard machine does.
A $<=0(\$ \mathrm{rO}) ; \mathrm{B}<=\$ \mathrm{rt} ;$ ALUOut $<=\mathrm{PC}+($ sign-extend(immediate field) $)$;
3. Execution: Only now we know that we have a 1 ui . We have to use the ALU to shift left the low-order 16 bits of input 2 of the multiplexor. (The sign extension is useless, and sign bits will be flushed out during the shift process.)
ALUOut $<=\{\operatorname{IR}[15-\mathrm{OJ}, 16(\mathrm{O}) \mathrm{J}$
4. Instruction completion: $\operatorname{Reg}[\operatorname{IR}[20-16]]=$ ALUOut.

The first two cycles are identical to the FSM of Figure 5.38. By the end of the second cycle the FSM will recognize the opcode. We add the Op='lui', a new transition condition from state 1 to a new state 10 . In this state we perform the left shifting of the immediate field: ALUSrcA $=x, A L U S r c B=10, A L U O p=11$ (assume this means left shift of ALUSrcB). State 10 corresponds to cycle 3. Cycle 4 will be translated into a new state 11 , in which RegDst $=0$, RegWrite, MemtoReg $=0$. State 11 will make the transition back to state 0 after completion.

As shown above the instruction execution takes 4 cycles.
5.33 This solution can be done by modifying the data path to extract and shift the immediate field outside the ALU. Once we recognize the instruction as 1 ui (in cycle 2), we will be ready to store the immediate field into the register file the next cycle. This way the instruction takes 3 cycles instead of the 4 cycles of Exercise 5.26.

1. Instruction fetch step: Unchanged.
2. Instruction decode: Also unchanged, but the immediate field extraction and shifting will be done in this cycle as well.
3. Now the final form of the immediate value is ready to be loaded into the register file. The MemtoReg control signal has to be modified in order to allow its multiplexor to select the immediate upper field as the write data source. We can assume that this signal becomes a 2-bit control signal, and that the value 2 will select the immediate upper field.

Figure 5.44 plots the modified datapath.
The first two cycles are identical to the FSM of Figure 5.38. By the end of the second cycle, the FSM will recognize the opcode. We add the Op = 'lui', a new transition condition from state 1 to a new state 10. In this state we store the immediate upper field into the register file by these signals: RedDst $=0$, RegWrite, MemtoReg $=2$. State 10 will make the transition back to state 0 after its completion.
5.34 We can use the same datapath.

1. Instruction fetch: Unchanged ( $\mathrm{IR}<=$ Memory $[\mathrm{PC}] ; \mathrm{PC}<=\mathrm{PC}+4$ ).
2. Instruction decode: Unchanged ( $\mathrm{A}<=\operatorname{Reg}[\operatorname{RR}[25-21]] ; \mathrm{B}<=\operatorname{REG}[\operatorname{RR}[20-$ 16]];ALUOut<=PC+(sign-extend(IR[15-03)<<2).
3. Load immediate value from memory (MDR $<=$ Memory[PC]; $\mathrm{PC}<=\mathrm{PC}+$ 4).
4. Complete instruction $(\operatorname{Reg}[\operatorname{RR}[20-16]]$ (dependent on instruction format) <= MDR).
The first two cycles are identical to the FSM of Figure 5.38.
We add the $\mathrm{Op}=$ 'ldi', a new transition condition from state 1 to a new state 10. In this state we fetch the immediate value from memory into the MDR: MemRead, ALUSrcA $=0$, IorD $=0$, MDWrite, $\mathrm{ALUSr} B=01$, ALUOp $=00$, PCWrite, PCSource $=00$.

FSM then makes the transition to another new state 11 .
In this state we store the MDR into the register file by these signals: RedDst $=0$ (actually depends on the instruction format), RegWrite, MemtoReg $=1$.
State 11 will make the transition back to state 0 after its completion.
Four cycles to complete this instruction, in which we have two instruction memory accesses.
5.35 Many solutions are possible. In all of them, a multiplexor will be needed as well as a new control signal (e.g., RegRead) to select which register is going to be read (i.e., using IR [25-11] orIR [20-16]). One simple solution is simply to add a write signal to A and break up state 1 into two states, in which A and B are read. It is possible to avoid adding the write signal to A if B is read first. Then A is


FIOURE E.44
read and RegRead is held stable (because A always writes). Alternatively, you could decide to read A first because it may be needed to calculate an address. You could then postpone reading $B$ until state 2 and avoid adding an extra cycle for the load and store instructions. An extra cycle would be needed for the branch and R-type instructions.
6.36 Effective $\mathrm{CPI}=\operatorname{Sum}$ (operation frequency * operation latency)

MIPS $=$ Frequency/CPIeffective

| Instruction | Frequency | MI | M2 | M3 |
| :--- | :--- | :--- | :--- | :--- |
| Loads CPI | $25 \%$ | 5 | 4 | 3 |
| Stores CPI | $13 \%$ | 4 | 4 | 3 |
| R-type CPI | $47 \%$ | 4 | 3 | 3 |
| Branch/jmp CPI | $15 \%$ | 3 | 3 | 3 |
| Effective CPI |  | 4.1 | 3.38 | 3 |
| MIPS |  | 976 | 946 | 933 |

From the results above, the penalty imposed on frequency (for all instructions) exceeds the gains attained through the CPI reduction. Ml is the fastest machine.
The more the load instructions in the instruction mix, the more the CPI gain we can get for the M2 and M3 machines. In the extreme case we have all instructions loads, M1 MIPS $=800$, M2 MIPS $=300$, and M3 MIPS $=933.3$, so M3 becomes the best machine in such a case.
5.37 Effective $\mathrm{CPI}=\operatorname{Sum}$ (operation frequency * operation latency)

MIPS $=$ Frequency/CPIeffective

| Instruction | Frequency | 2.8 GHZ CPI 5.6 GHz CPI | 6.4 GH CPI |  |
| :--- | :--- | :--- | :---: | :--- |
| Loads CPI | $26 \%$ | $\mathbf{5}$ | 6 | 7 |
| Stores CPI | $10 \%$ | 4 | 5 | 6 |
| R-type CPI | $49 \%$ | 4 | 4 | 5 |
| Branch/jmp CPI | $15 \%$ | 3 | 3 | 4 |
| Effective CPI |  | 4.11 | 4.47 | 5.47 |
| MIPS |  | 1167.9 | 1250 | 1170.0 |

The two-cycle implementation increases the frequency, which benefits all instructions, and penalizes only loads and stores. The performance improvement is $7 \%$ relative to die original implementation.
Further increase of the clock frequency by increasing the instruction fetch time into two cycles will penalize all instructions and will reduce the performance to about the same as that of the 4.8 GHz base performance. Such implementation hurts the CPI more than the gain it brings through frequency increase and should not be implemented.

### 5.38

```
sit $t4, $zero, $t3
    beg $t4. $zero, exit
    cmpr: lw $t4, 0{$tl)
        lw $t5, 0{$t5)
        bne $t4, $t5, done
        addT $t3. $t3, -1
        addi ni, $tl, 4
        addi" StZ, $t2, 4
        bne $t3, Szero, cmpr
exit addi $tl. Szero, $zero
done:
```

To compare two 100 -work blocks we'll perform at most one sit 200 loads, 300 adds, and 201 branches $=803$ instructions (if the two blocks are equal). Using this chapter's multicycle implementation, this will take 4 cycles for sit 1000 cycles for loads, 1200 cycles for adds, and 603 cycles for branches. The total cycles $=2811$ cycles.
5.39 No solution provided.
5.49 No solution provided.
5.50 The exception cause can be represented through the status "cause" register, which records the reason code for the exception. The instruction position at which the exception occur is identified by saving it in the Exception Program Counter (EPC) register.

Execution can be restarted for some exceptions like overflow, system call request, or external I/O device interrupt by restarting execution at the EPC after handling the exception.

Other exceptions are not restartable and program has to terminate. Examples of this are invalid instructions (which can actually be restartable if defined as NOP by the hardware), power/hardware failure, and divide by zero. In such a case, an error message can be produced, and program termination takes place.

### 5.51

a. Divide by zero exception can be detected in the ALU in cycle 3, before executing the divide instruction.
b. Overflow can be hardware detected after the completion of the ALU operation. This is done in cycle 4 (see Figure 5.40)
c. Invalid opcode can be detected by the end of cycle 2 (see Figure 5.40).
d. This is an asynchronous exception event that can occur at any cycle. We can design this machine to test for this condition either at a specific cycle (and then the exception can take place only in a specific stage), or check in every cycle (and then this exception can occur at any processor stage).
e. Check for instruction memory address can be done at the time we update the PC. This can be done in cycle 1.
f. Check for data memory address can be done after address calculation at the end of cycle 3.
S. 53 No solution provided.

### 5.57 No solution provided.

5.58 a) will assign the same value (2) to both A and B.
b) will swap A and $\mathrm{B}(\mathrm{A}=2$ and $\mathrm{B}=1)$.
5.59

```
module ALUControl (ALUOp, FuncCode, ALUCtl):
    input ALUOp[1:0], FuncCode [5:0];
        output ALUCt1[3:0];
            if(ALUOp - Z'b 00)
        ALUCtl - 4'b 0010;
        1f(ALUOp - Z'b 01)
        ALUCtl = 4'b 0110;
        iffALUOp - 2'b 10) begin
        case (FuncCode)
            6'b 100000: ALUCtl - 4'b 0010;
            6'b 100010: ALUCtl - 4'b 0110;
            6'b 100100: ALUCtl - 4'b 0000;
            6'b 100101: ALUCtl - 4'b 0001;
```

```
                                    6'b 101010: ALUCtl = 4'b 0111;
                    default ALUCtl - 4'b xxxx;
                    endcase
    end
endmodule
```

```
S.60
// Register File
module RegisterFile (Readl.Read2,Writereg,Writedata.Regwrite,
OatalData2,clock);
    input [5:0] Readl,Read2.Wn"tereg; // the registers numbers to read
or write
    input [31:0] Writedata; // data to write
    input RegUrite. // The write control
        clock; // the clock to trigger writes
    autput [31:0] Data1, Data2; /] the register values read:
    reg [31:0] RF [31:0]; // 32 registers each 32 bits long
    initial RF[O] = 32"h 00000000; // Initialize all registers to 0
    always begin
        Datal <= RFCReadl]; Data2 <= RF[Read2];
        // write the register with new value if RegwMte is high
        B(negedge clock) if RegWrite then RF[Writeres] <- WriteData:
    end
endmodule
//ALU Control same as 5.30
module ALUControl (ALUOp, FuncCode. ALUCtI);
input ALUOp[l:OL FuncCode[5:0];
output ALUCtI[3:0];
    iffALUOp - 2'b 00)
        ALUCtI = 4'b 0010;
    if(ALUOp - 2'b 01)
        ALUCtI - 4'b 0110:
    1f(ALUOp = 2'b 10) begin
        case(funct)
            6'b 100000: ALUCtI = 4'b 0010;
            6'b 100010: ALUCtI - 4'b 0110:
            6'b 100100: ALUCtl = 4'b 0000;
            6'b 100101: ALUCtI = 4'b 0001;
            6'b 101010: ALUCtI = 4'b 0111;
            If .... Add more ALU control here
```

```
            default ALUCt1 - 4'b xxxx; //can report an error, or debug
information
            endcase
        end
endmoduie
//ALU
module HIPSALU (ALUctI. A, B, ALUOut, Zero):
input [3:0] ALUctl;
input [31:0] A,B;
output [31:0] ALUOut;
output Zero;
assign Zero " tALUOut-0); //Zero is true if ALUOut is 0
almays O(ALUCL), A, B) begin //reevaluate if these change
    case (Aluctl)
        0: ALUOitt < A & B;
        1: ALUOĭt <- A 1 B;
        2: ALUOut <- A + B;
        6: ALUONt <- A - B;
        7: ALUOilt < A < B ? 1:0;
        // .... Add tnare ALU operations here
        default: ALUOUt < }=x\mathrm{ : //con report an errar, or debug information
    endc ase
    end
endmodule
//2-to-1 Multiplexor
module Mult2tol UnI.In2.Sel.Out);
input [31:0] InI, lnZ;
input Sel;
output [31:0] Out:
always@(In1, In2. Sel)
    case (Sel) //a 2->1 multiplexor
        O: Out <= |n|;
        default: Out <- InZ;
    endcase;
endmodule;
```

//This represents every thing in Figure 5.19 on page 309 except the "control block"
//Wnicn decodes the opcode, and generate the control signals accordingly

Write, ALUSrc, Reghrite, opcode, clock)
module [3ntaP acthistart,RegDs $\$$.Branch MemRead.HemtoReg.ALUOp,Mem-
input RegDst.Branch,MemRead,MemtoReg,
ALUOp,MemWrite.ALUSrc.RegWrite,clock;
input [1:0] ALUOp;
output [5:0] opcode;
initial begin //initialize PC and Memories
$\mathrm{PC}=$ start;
IM Memory = PROGRAM;
DMemory - OATA;
end
reg [31:0] PC, IMemory[0:1023]. OMemory[0:1023];
wire [31:0] SignExtendOffset, PCOffset, PCValue, ALUResultOut,

- IAddress. DAddress, IMemOut, DmemOut, DWriteData, Instruction, RWriteData. DreadData. ALUAin. ALUBin;
wire [3:0] ALUctl:
wi re Zero;
wire [5:0] WriteReg;
//Instruction fields, to improve code readability
wire [5:0] funct;
wire [4:0] rs, rt, rd. shamt;
wire [15:0] offset;
ALUControl alucontroller(ALUOp,Instruction[5:0], ALUctI);
//ALL control
'MIPSALU ALUCALUct, ALUAin, ALUBin, ALUResultOut, Zero);
RegisterFile REGtrs. rt, WriteReg, RWriteOata, ALUAin, DWriteData* clock);
Mult2tol regdst (rt, rd, RegDst, RegWrite),
alusrc (DWriteData, SignExtendOffset. ALUSrc, ALUBin),
pesre (PC+4. PC+4+PCOffset, Branch S Zero. PCValue);
assign lopcode, rs, rt. rd, shant, funct] - Instruction:
assign offset $=$ Instruction[15:0];
assign SignExtendOffset - $116\{$ offset[15]\},offset\}; //sign~extend
lower 16 bits:
assign PCOffset $=$ SignExtendoffset « 2;

```
always @(negedge clock) begin
    Instruction - IMemory[PC];
    PC <- PCValue;
    end
    always @(posedge clock) begin
        if MemRead
                DreadData <- DMemoryLALUResultOut]:
    else 1f MemWrite
                DMemoryCALUResultOut] <- OWriteData;
    end
end
endmodule
module MIPSICYCLE(start);
// Clock
reg clock: // clock is o register
Initial clock - 0:
parameter LW - 6b 100011. SW - 6b 101011, BE0-6b 000100;
input start;
wire [1:0] AlUOp;
wire [5:0] opcode;
wire [31:0] SignExtend;
wire RegDst,Branch.MemRead.MemtoReg.ALUOp.MemWrite.ALUSrc.RegWrite;
Datapath MIPSDP (start.RegDst.Branch,MemRead,MemtoReg.ALUOp,
MemWrite.ALUSrc.RegWrite.opcode.clock);
        //datapath control
alkays begin
    #1 clock =- - clock; //clock generation
        case(opcode)
            0: |RegDst,ALUSrc.MemtoReg.RegWrite,MemRead.MemWrite,Branch,
ALUOp}- 9'b 100100010;//R-Format
            LW: IRegDst.ALUSrc.MemtoReg.RegWrite.MemRead,MemWrite,Branch,
ALUOp!- 9'b 011110000;
            SW: ) RegDst, ALUSrcMemtoReg.RegWrite.MettiRead,MemWrite, Branch.
ALUOp)" 9'b xlxOOIOOO;
            BEQ: (RegDst,ALUSrc.MemtoReg.RegWrite,MemRead,Mem-
Write. Branch.ALUOpH 9"b xOxOOOIOI;
            I/ .... Add more fnstructions here
            default: Sfinish; // end simulation if invalid opcode
        endease
    end
    endmodule
```

5.61 We implement the add shift functionality to the ALU using the Verilog code provided in B. 22 in Appendix B. The 32-bit multiply execution takes 32 cycles to complete, so the instruction takes a total of 35 cycles. Assume the ALU control recognizes the multiply code correctly.

We follow the CD Verilog code, but we add the following:

```
case(state)
,
,
3: begin //Execution starts at cycle 3
    state=4
    ,
    ,
    casefopcode-6'b 0)
        .
        .
        MPYU: begin
// issue load command to the multiplier
    !RegOst,ALUSrc,MemtoReg,RegWrite,MemRead,
MemWrite.Branch,ALUOpJ- 9"b 1001000110;//R-Format same
command. Al u should now recognize the Func Field
            end
35: // After 3? cycles the multiplication
results are available in the 32-bit Product output of
the ALU. Write the high order and low order words in
this and the next cycle.
    case (opcode-6'b 0) case <IR[5:0])
        \bullet
        .
        MPYU: begin
        Regs[hi]=RegH
        end
```

```
34:
    case<opcode-=6'b 0) case (IR[5:0])
        ,
        MPYU: begin
        Regs[lo]-RegL
    end
end
```

5.62 We add the divide functionality to the ALU using the code of B.23. The rest of the solution is almost exactly the same as the answer to Exercise 5.61.

### 5.63 No solution provided

5.64 No solution provided.
5.65 No solution provided.
5.66 No solution provided.


Statf. 4

Since this is an sw instruction, there is no work done in the WB stage.
6.12 No solution provided.
6.13 No solution provided.
6.14 No solution provided.
6.17 At the end of the first cycle, instruction 1 is fetched.

At the end of the second cycle, instruction 1 reads registers.
At the end of the third cycle, instruction 2 reads registers.
At the end of the fourth cycle, instruction 3 reads registers.
At the end of the fifth cycle, instruction 4 reads registers, and instruction 1 writes registers.

Therefore, at the end of the fifth cycle of execution, registers 16 and $\$ 1$ are being read and register $\$ 2$ will be written.
6.18 The forwarding unit is seeing if it needs to forward. It is looking at the instructions in the fourth and fifth stages and checking to see whether they intend to write to the register file and whether the register written is being used as an ALU input. Thus, it is comparing $3=4 ? 3=2$ ? $7=4 ? 7=2$ ?
6.19 The hazard detection unit is checking to see whether the instruction in the ALU stage is an 1 w instruction and whether the instruction in the ID stage is reading the register that the 1 w will be writing. If it is, it needs to stall. If there is an 1 w instruction, it checks to see whether the destination is register 6 or 1 (the registers being read).

### 6.21

a. There will be a bubble of 1 cycle between a 1 w and the dependent add since the load value is available after the MEM stage.

There is no bubble between an add and the dependent 1 w since the add result is available after the EX stage and it can be forwarded to the EX stage for the dependent 1 w . Therefore, $\mathrm{CPI}=$ cycle/instruction $=1.5$.
b. Without forwarding, the value being written into a register can only be read in the same cycle. As a result, there will be a bubble of 2 cycles between an 1 w and the dependent add since the load value is written to the register after the MEM stage. Similarly, there will be a bubble of 2 cycles between an add and the dependent 1 w . Therefore, $\mathrm{CPI}=3$.
6.22 It will take 8 cycles to execute this code, including a bubble of 1 cycle due to the dependency between the 1 w and sub instructions.


### 6.23

| Input | Number <br> of bits | Usage |
| :--- | :--- | :--- |
| ID/£X.ReglsterRs | 5 | operand reg number, compare to see if match |
| ID/EX.RegisterRt | 5 | operand reg number, compare to see if match |
| EX/MEM.RegisterRd | 5 | destination reg number, compare to see if match |
| EXMEM.RegWrite | 1 | TRUE if writes to the destination reg |
| MEM/WB.RegisterBd | 5 | destination reg number, compare to see if match |
| MEMWB.RegWitte | 1 | TRUE If writes to the destination reg |
| Output | Number <br> of bits | Usage |
| ForwardA | 2 | forwarding signal |
| ForwardB | 2 | forwarding signal |

6.29 No solution provided.
6.30 The performance for the single-cycle design will not change since the clock cycle remains the same.

For the multicycle design, the number of cycles for each instruction class becomes the following: loads: 7 , stores: 6 , ALU instructions: 5 , branches: 4 , jumps: 4 .
$\mathrm{CPI}=0.25 * 7+0.10 * 6+0.52 * 5+0.11 * 4+0.02 * 4=5.47$. The cycle time for the multicycle design is now 100 ps . The average instruction becomes 5.47 * $100=$ 547 ps . Now the multicycle design performs better than the single-cycle design.
6.33 See the following figure.


| When defined by Iw | when defined by Ritype |
| :---: | :---: |
| used in is $m$ 2-cycie stat | used in 1 1 $\Rightarrow>$ forward |
| used $\ln \mathrm{i} 2=>1$-cycle stall | used lin 12 => forward |
| [ used in 3 => forward | used iii3 $=>$ forward |

6.34 Branches take 1 cycle when predicted correctly, 3 cycles when not (including one more memory access cycle). So the average dock cycle per branch is $0.75 * 1+$ $0.25 * 3=1.5$.

For loads, if the instruction immediately following it is dependent on the load, the load takes 3 cycles. If the next instruction is not dependent on the load but the second following instruction is dependent on the load, the load takes two cycles. If neither two following instructions are dependent on the load, the load takes one cycle.

The probability that the next instruction is dependent on the load is 0.5 . The probability that the next instruction is not dependent on the load, but the second following instruction is dependent, is $0.5 * 0.25=0.125$. The probability that neither of the two following instructions is dependent on the load is 0.375 .
Thus the effective CPI for loads is $0.5 * 3+0.125 * 2+0.375 * 1=2.125$.
Using the date from the example on page 425, the average CPI is $0.25 * 2.125+$ $0.10 * 1+0.52 * 1+0.11 * 1.5+0.02 * 3=1.47$.

Average instruction time is $1.47 * 100 p s=147 \mathrm{ps}$. The relative performance of the restructured pipeline to the single-cycle design is $600 / 147=4.08$.
6.35 The opportunity for both forwarding and hazards that cannot be resolved by forwarding exists when a branch is dependent on one or more results that are still in the pipeline. Following is an example:

```
Im $1. $2(100)
add $1, $1. 1
beq $1, $2, 1
```

6.36 Prediction accuracy $=100 \% *$ PredictRight/TotalBranches
a. Branch 1: prediction: T-T-T, right: 3, wrong: 0

Branch 2: prediction: T-T-T-T, right: 0, wrong: 4
Branch 3: prediction: T-T-T-T-T-T, right: 3, wrong: 3
Branch 4: prediction: T-T-T-T-T, right: 4, wrong: 1
Branch 5: prediction: T-T-T-T-T-T-T, right: 5, wrong: 2
Total: right: 15 , wrong: 10

$$
\text { Accuracy }=100 \% * 15 / 25=60 \%
$$

b. Branch 1: prediction: $\mathrm{N}-\mathrm{N}-\mathrm{N}$, right: 0 , wrong: 3

Branch 2: prediction: N-N-N-N, right: 4, wrong: 0
Branch 3: prediction: $\mathrm{N}-\mathrm{N}-\mathrm{N}-\mathrm{N}-\mathrm{N}-\mathrm{N}$, right: 3, wrong: 3
Branch 4: prediction: N-N-N-N-N, right: 1, wrong: 4
Branch 5: prediction: N-N-N-N-N-N-N, right: 2, wrong: 5
Total: right: 10 , wrong: 15
Accuracy - 100\% * 10/25-40\%
c. Branch 1: prediction: T-T-T, right: 3 , wrong: 0

Branch 2: prediction: T-N-N-N, right: 3, wrong: 1
Branch 3: prediction: T-T-N-T-N-T, right: 1, wrong: 5
Branch 4: prediction: T-T-T-T-N, right: 3, wrong: 2
Branch 5: prediction: T-T-T-N-T-T-N, right: 3, wrong: 4
Total: right: 13, wrong: 12
Accuracy $=100 \% * 13 / 25=52 \%$
d. Branch 1: prediction: T-T-T, right: 3 , wrong: 0

Branch 2: prediction: T-N-N-N, right: 3, wrong: 1
Branch 3: prediction: T-T-T-T-T-T, right: 3, wrong: 3
Branch 4: prediction: T-T-T-T-T, right: 4, wrong: 1
Branch 5: prediction: T-T-T-T-T-T-T, right: 5, wrong: 2
Total: right: 18 , wrong: 7
Accuracy $=100 \% * 18 / 25=72 \%$
6.37 No solution provided.
6.38 No solution provided.
6.39 Rearrange the instruction sequence such that the instruction reading a value produced by a load instruction is right after the load. In this way, there will be a stall after the load since the load value is not available till after its MEM stage.

```
1w $2. 100($6)
add $4. $2, $3
lw $3, 200($7)
add $6, $3, $5
sub $8, 14, $6
1w $7, 300($8)
beq $7, 18, Loop
```

6.40 Yes. When it is determined that the branch is taken (in WB), the pipeline will be flushed. At the same time, the 1 w instruction will stall the pipeline since the load value is not available for add. Both flush and stall will zero the control signals. The flush should take priority since the 1 w stall should not have occurred. They are on the wrong path. One solution is to add the flush pipeline signal to the Hazard Detection Unit. If the pipeline needs to be flushed, no stall will take place.
6.41 The store instruction can read the value from the register if it is produced at least 3 cycles earlier. Therefore, we only need to consider forwarding the results produced by the two instructions right before the store. When the store is in EX stage, the instruction 2 cycles ahead is in WB stage. The instruction can be either a 1 w or an ALU instruction.

```
assign EXMEMrt = EXMEMIR[zO:16];
assign bypassVfromWB - (IDEXop - SW) 5 CIOEXrt !- 0) &
    { ((MEMWBop - LW) & (IDEXrt - HEMWBrt)) j
        ((MEMWBOP -ALUOp) & (IDEXrt - MEMWBrd)) );
```

This signal controls the store value that goes into EX/MEM register. The value produced by the instruction 1 cycle ahead of the store can be bypassed from the MEM/WB register. Though the value from an ALU instruction is available 1 cycle earlier, we need to wait for the load instruction anyway.

```
assign bypassVfromWB2 - (EXHEMop - SW) & (EXMEMrt !- 0) &
    (ibypassVfroinWB) &
    ( {(MEMWBop - LW) & (EXMEMrt - MEMWBrt)) |
    {(MEMWBOp - ALUOp) & (EXMEMrt - MEMWBrd)) );
```

This signal controls the store value that goes into the data memory and MEM/WB register.

```
6.42
assign bypassAfromMEM - (IDEXrs 1- 0) &
    ( ((EXMEMOp -- LW) & (IDEXrs - EXMEMrt)) |
        ((EXMEMop - ALUop) & (IDEXrs - EXMEMrd)) );
assign bypassAfromWB = (IDEXrs 1= 0) & (loypassAfromMEM) &
    ( ((MEMWBop - LW) & (IDEXrs - MEMBrt)) |
        ((MEMNBop - ALUop) & (IDEXrs - MEMBrd)) ):
```

6.43 The branch cannot be resolved in ID stage if one branch operand is being calculated in EX stage (assume there is no dumb branch having two identical operands; if so, it is a jump), or to be loaded (in EX and MEM).

```
assign brandiStallinID = CIFIDop =- BEQ) &
    ( ((IOEXop - ALUop) S ({IFIDrs - IDEXrd) |
        (IFIDrt - IDEXrd)) ) | // alii in EX
        ((IDEXop - LW) & ((IFIDrs - IDEXrt) |
        (IFIDrt - IDEXrt)) ) | // Iw in EX
        ((EXMEMop - LW) & ((IFIDrs - EXMEMrt) |
        (IFIDrt == EXMEMrt)) ) ); // Iw in MEM
```

Therefore, we can forward the result from an ALU instruction in MEM stage, and an ALU or 1 w in WB stage.

```
assign bypassIDA = (EXMEMop - ALUop) & (IFIDrs - EXMEMrd);
assign bypassIDB = (EXMEMop - ALUop) & (IFIDrt - EXMEMrd);
```

Thus, the operands of the branch become the following:

```
assign IDAin =- bypassIDA ? EXMEMALUout : Regs[IFIDrs];
assign IDBTn - bypassIDB ? EXMEMALUout : Regs[IFIDrt];
```

And the branch outcome becomes:

```
assign takebranch = (IFIDop == BEQ) & (IDAin == IDBin);
```

5.44 For a delayed branch, the instruction following the branch will always be executed. We only need to update the PC after fetching this instruction.

```
If(-stall) begin IFIDIR <- IMemoryEPC]; PC <- PC+4; end;
if(takebranch) PC <- PC + (161IFIDIRC15]) +4; end;
```


### 6.45

```
module PredictPCfcurrentPC, nextPC, miss, update, destination);
input currentPC, update, desti nati on;
output nextPC, miss;
integer index, tag;
//512 entries, direct-map
reg[31:0] brTargetBuf[0:611], brTargetBufTag[0:511];
index = (currentPC>>2) & 511;
tag = currentPC»(2+9);
if(update) begin //update the destination and tag
        brTargetBuf[index]-destination;
        brTargetBufTag[index]=tag; end;
else if(tag==brTargetBufTag[index]) begin //a hit!
    nextPC-brTargetBuf[index]; miss-FALSE; end;
        else miss-TRUE:
endmodule;
```

6.46 No solution provided.
6.47

Loop: $\quad \begin{array}{ll}\text { lw } \\ \text { lw } & \text { SZ; } \\ & 4(510)\end{array}$
sub \$4, \$2, \$3
sub $\$ 6, \$ 5, \$ 3$
SW \$4, $0(\mathrm{~S} 10)$
sw S6. 4(510)
addi \$10, \$10, 8
bne $\$ 10$, $\$ 30$, Loop
6.48 The code can be unrolled twice and rescheduled. The leftover part of the code can be handled at the end. We will need to test at the beginning to see if it has reached the leftover part (other solutions are possible.

| Loop: | $\begin{aligned} & \text { add! } \\ & \text { bgt } \end{aligned}$ | $\begin{array}{lll} \$ 10, & \$ 10 . & 12 \\ \$ 10, & \$ 30, & \text { Leftover } \end{array}$ |
| :---: | :---: | :---: |
|  | lw | \$2. -12(\$10) |
|  | lw | \$5, -8<\$10) |
|  | lw | \$7, -4(\$10) |
|  | sub | \$4, \$2, \$3 |
|  | sub | \$6, \$5, \$3 |
|  | sub | \$8, \$7, \$3 |
|  | sw | \$4, -12(\$10) |
|  | sw | \$6, -8(\$10) |
|  | sw | \$8, -4(\$10) |
|  | bne | \$10, \$30, Loop |
|  | jump | Fini sh |
| Leftover: | 1w | \$2, -12(\$10) |
|  | sub | \$4, \$2, \$3 |
|  | sw | \$4, -12(\$10) |
|  | add! | \$10, \$10, -8 |
|  | beq | \$10, \$30, Firiish |
|  | 1 w | \$5. $4(\$ 10)$ |
|  | sub | \$6. \$5, \$3 |
|  | sw | \$6, 4(\$10) |

### 6.49

| alu or branch |  |  | hv/sw |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Loop: | addi | $\$ 20$. | $\$ 10$, | 0 | lw | $\$ 2$. |$) 0(\$ 10)$

6.50 The pipe stages added for wire delays dcmot prodluce any useful work. With imperfect pipelining due to pipeline overhead, the overhead associated with these stages reduces throughput. These extra stages increase the control logic complexity since more pipe stages need to be covered. When considering penalties for branches mispredictions, etc., adding more pipe stages increase penalties and execution latency.

### 6.51 No solution provided.

## Solutions for Chapter 7 Exercises

7.1 There are several reasons why you may not want to build large memories out of SRAM. SRAMs require more transistors to build than DRAMs and subsequently use more area for comparably sized chips. As size increases, access times increase and power consumption goes up. On the other hand, not using the standard DRAM interfaces could result in lower latency for the memory, especially for systems that do not need more than a few dozen chips.

## 7.2-7.4 The key features of solutions to these problems:

- Low temporal locality for data means accessing variables only once.
- High temporal locality for data means accessing variables over and over again.
- Low spatial locality for data means no marching through arrays; data is scattered.
- High spatial locality for data implies marching through arrays.
7.5 For the data-intensive application, the cache should be write-back. A write buffer is unlikely to keep up with this many stores, so write-through would be too slow.

For the safety-critical system, the processor should use the write-through cache. This way the data will be written in parallel to the cache and main memory, and we could reload bad data in the cache from memory in the case of an error.
7.9 2-miss, 3 -miss, 11 -miss, 16 -miss, 21 -miss, 13 -miss, 64 -miss, 48 -miss, 19 -miss, 11 -hit, 3 -miss, 22 -miss, 4 -miss, 27 -miss, 6 -miss, 11 -set.

| Cache set | Address |
| :---: | :---: |
| 0000 | 4 a |
| 0001 |  |
| 0010 | 2 |
| 0011 | 3 |
| 0100 | 21 |
| 0101 | 6 |
| 0110 |  |
| 011 |  |
| 1000 | 11 |
| 1001 |  |
| 1010 | 13 |
| 1011 |  |
| 1100 |  |
| 1101 |  |
| 1110 |  |
| 1111 |  |

7.102 -miss, 3 -hit, 11 -miss, 16 -miss, 21 -miss, 13 -miss, 64 -miss, 48 -miss, 19 -miss, 1 i-hit, 3-miss, 22-hit, 4-miss, 27-miss, 6-hit, 11-miss

| Cache set | Address |
| :---: | :---: |
| $\infty$ | $[0,1,2,3]$ |
| 01 | $[4,5,6,7]$ |
| 10 | $[8,9,10,11]$ |
| 11 | $[12,13,14,15]$ |

7.11 C stores multidimensional arrays in row-major form. Therefore accessing the array in row-major form will be fester since there will be a greater degree of temporal and spatial locality. Column-major form, on the other hand, will result in capacity misses if the block size is more than one word.
7.12 The Intrinsity caches are 16 KB caches with 256 blocks and 16 words per block. Data is 64 bytes $=512$ bytes. The tag field is 18 bits $(32-(8+6\})$.

Total bits $=256 \times\{$ Data + Tag + Valid $\}$
$=256 \mathrm{X}$ ( 512 bits +18 bits +1 bit $)$
$=135,936$ bits
7.13 Simply extend the comparison to include the valid bit as the high-order bit of the cache tag and extend the address tag by adding a high-order " 1 " bit. Now the values are equal only if the tags match and the valid bit is a 1 .
7.14 The miss penalty is the time to transfer one block from main memory to the cache. Assume that it takes 1 clock cycle to send the address to the main memory.
a. Configuration (a) requires 16 main memory accesses to retrieve a cache block, and words of the block are transferred 1 at a time.

Miss penalty $=1+16 \times 10+16 \times 1=177$ clock cycles.
b. Configuration (b) requires 4 main memory accesses to retrieve a cache block and words of the block are transferred 4 at a time.

Miss penalty $=1+4 \times 10+4 \times 1=45$ clock cycles.
c. Configuration (c) requires 4 main memory accesses to retrieve a cache block, and words of the block are transferred 1 at a time.

Miss penalty $=1+4 \times 10+16 \times 1=57$ clock cycles
7.16 The shortest reference string will have 4 misses for Cl and 3 misses for C 2 . This leads to 32 miss cycles versus 33 miss cycles. The following reference string will do: $0 x 00000000,0 x 00000020,0 x 00000040,0 x 00000041$.
7.17 AMAT $=$ Hit time + Miss rate $x$ Miss penalty

AMAT $=2 \mathrm{~ns}+0.05 \times(20 \times 2 \mathrm{~ns})=4 \mathrm{~ns}$
7.18 $\mathrm{AMAT}=(1.2 \times 2 \mathrm{~ns})+(20 \times 2 \mathrm{~ns} \times 0.03)=2.4 \mathrm{~ns}+1.2 \mathrm{~ns}=3.6 \mathrm{~ns}$

Yes, this is a good choice.
7.19 Execution time $=$ Clock cycle $\times \mathrm{IC} \times\left(\mathrm{CPI}^{\wedge}+\right.$ Cache miss cycles per instruction)
Execution time ${ }_{\text {original }}=2 \times \mathrm{IC} \mathrm{x}(2+1.5 \times 20 \times 0.05)=7 \mathrm{IC}$
Execution time ${ }_{\text {new }}=2.4 \times$ IC $\times(2+1.5 \times 20 \times 0.03)=6.96 \mathrm{IC}$
Hence, doubling the cache size to improve miss rate at the expense of stretching the clock cycle results in essentially no net gain.

### 7.20

| Reforence | Band | Bank Conllitt |
| :---: | :---: | :--- |
| 3 | 3 | No |
| 9 | 1 | No |
| 17 | 1 | Yes (with 9) |
| 2 | 2 | No |
| 51 | 3 | No |
| 37 | 1 | Yes (with 17) |
| 13 | 1 | Yes (with 37 |
| 4 | 0 | No |
| $\mathbf{a}$ | 0 | Yes (with 4) |
| 41 | 1 | No |
| 67 | 3 | No |
| 10 | 2 | NO |

A bank conflict causes the memory system to stall until the busy bank has completed the prior operation.

### 7.21 No solution provided.

### 7.22 No solution provided.

7.28 Two principles apply to this cache behavior problem. First, a two-way setassociative cache of the same size as a direct-mapped cache has half the number of sets. Second, LRU replacement can behave pessimally (as poorly as possible) for access patterns that cycle through a sequence of addresses that reference more blocks than will fit in a set managed by LRU replacement.

Consider three addresses-call them A, B, C-that all map to the same set in the two-way set-associative cache, but to two different sets in the direct-mapped cache. Without loss of generality, let A map to one set in the direct-mapped cache and B and C map to another set. Let the access pattern be A B C A B CA... and so on. The direct-mapped cache will then have miss, miss, miss, hit, miss, miss, hit, ,.., and so on. With LRU replacement, the block at address C will replace the block at the address A in the two-way set-associative cache just in time for A to be referenced again. Thus, the two-way set-associative cache will miss on every reference as this access pattern repeats.
7.29

Address size:
Cache size:
Block size:
Associativity:
it bits
$S$ bytes/cache
$B=2^{b}$ bytes/block
A blocks/set

Number of sets in the cache:

$$
\begin{aligned}
\text { Sets/cache } & =\frac{(\text { Bytes } / \text { cache })}{(\text { Blocks } / \text { set }) \mathrm{X}(\text { Bytes } / \text { block })} \\
& =\frac{S}{A B}
\end{aligned}
$$

Number of address bits needed to index a particular set of the cache:
Cache set index bits $=\log _{2}$ (Sets/cache)

$$
\begin{aligned}
& =\log _{2}\left(\frac{S}{A B}\right) \\
& =\log _{2}\left(\frac{S}{A}\right)-b
\end{aligned}
$$

Number of bits needed to implement the cache:
Tag address bits/block $=($ Total address bits $)-($ Cache set index bits $)$

$$
\begin{gathered}
-\{\text { Block offset bits }) \\
=k-\left(\log _{2}\left(\frac{S}{A}\right)-b\right)-b
\end{gathered}
$$

$$
-(\square)
$$

Number of bits needed to implement the cache $m$ sets/cache x associativity x (data + tag + valid):

$$
\begin{aligned}
& \left.=A B \operatorname{Ann} 8 \times B+k-\log _{2}\left(\frac{S}{A}\right)+1\right) \\
& =\frac{S}{B} \times\left(8 B+k-\log _{2}\left(\frac{S}{A}\right)+1\right)
\end{aligned}
$$

7.32 Here are the cycles spent for each cache:

| Cache | Aliss penally | Teache miss | Deache miss | USSmmiss |
| :--- | :--- | :--- | :--- | :--- |
| C1 | $6+1=7$ | $4 \% \times 7=0.28$ | $6 \% \times 7=0.42$ | $0.28 \times \frac{0.42}{2}=0.49$ |
| C2 | $6+4=10$ | $2 \% \times 10=0.20$ | $4 \% \times 10=0.4$ | $0.20 \times \frac{\mathrm{U.4}}{2}=0.4$ |
| C3 | $8+4-10$ | $2 \% \times 10=0.20$ | $3 \% \times 10=0.3$ | $0.20 \times \frac{0.3}{2}=0.35$ |

Therefore Cl spends the most cycles on cache misses.

### 7.33 Execution time $=$ CPI x Clock cycle $\times$ IC

We need to calculate the base CPI that applies to all three processors. Since we are given $\mathrm{CPI}=2$ for Cl ,

$$
\begin{aligned}
& \text { CPI_base }=\text { CPI }-\mathrm{CPI}^{\wedge} \wedge=2-0.49=1.51 \\
& \mathrm{ExCl}=2 \times 420 \mathrm{ps} \times \mathrm{IC}=8.4 \times 10^{\prime \prime 10} \times \mathrm{IC} \\
& \mathrm{ExC} 2=(1.51+0.4) \times 420 \mathrm{ps} \times \mathrm{IC}=8.02 \times 10^{\prime \prime 10} \mathrm{X} \mathrm{IC} \\
& \mathrm{ExC} 3=(1.51+0.35) \times 310 \mathrm{ps} \times \mathrm{IC}=5.77 \times 10^{\prime \prime 1} \mathrm{X} \mathrm{IC}
\end{aligned}
$$

Therefore C 3 is fastest and Cl is slowest.

### 7.34 No solution provided.

7.35 If direct mapped arid stride $=256$, then we can assume without loss of generality that array [0] ... array[31] is in block 0. Then, block I has array [32] ... [63] and block 2 has array[64] .. . [127] and so on until block 7 has [224] . . . [255]. (There are 8 blocks X 32 bytes $=256$ bytes in the cache.) Then wrapping around, we find also that block 0 has array [256]... [287], and so on.

Thus if we look at array[0] and array[256], we are looking at the same cache block. One access will cause the other to miss, so there will be a $100 \%$ miss rate. If the stride were 255 , then array [0] would map to block 0 while array [255] and array [510] would both map to block 7. Accesses to array [0] would be hots, and accesses to array [255] and array [510] would conflict. Thus the miss rate would be $67 \%$.

If the cache is two-way set associative, even if two accesses are in the same cache set, they can coexist, so the miss rate will be 0 .
7.38 No solution provided.
7.39 The total size is equal to the number of entries times the size of each entry. Each page is 16 KB , and thus, 14 bits of the virtual and physical address will be used as a page offset. The remaining $40-14=26$ bits of the virtual address constitute the virtual page number, and there are thus $2^{26}$ entries in the page table, one for each virtual page number. Each entry requires $36-14=22$ bits to store the physical page number and an additional 4 bits for the valid, protection, dirty, and use bits. We round the 26 bits up to a full word per entry, so this gives us a total size of $2^{26}$ x 32 bits or 256 MB .
7.40 No solution provided.
7.41 The TLB will have a high miss rate because it can only access $64 \mathrm{~KB}(16 \times 4 \mathrm{~KB})$ directly. Performance could be improved by increasing the page size if the architecture allows it.
7.42 Virtual memory can be used to mark the heap and stack as read and write only. In the above example, the hardware will not execute the malicious instructions because the stack memory locations are marked as read and write only and not execute.
7.45 Less memory-fewer compulsory misses. (Note that while you might assume that capacity misses would also decrease, both capacity and conflict misses could increase or decrease based on the locality changes in die rewritten program. There is not enough information to definitively state the effect on capacity and conflict misses.)

Increased clock rate-in general there is no effect on the miss numbers; instead, the miss penalty increases. (Note for advanced students: since memory access timing would be accelerated, there could be secondary effects on the miss numbers if the hardware implements prefetch or early restart.)
Increased associativity-fewer conflict misses.
7.46 No solution provided.
7.47 No solution provided.
7.48 No solution provided.
7.49 No solution provided.
7.50 No solution provided.
7.51 No solution provided.
7.52 This optimization takes advantage of spatial locality. This way we update all of the entries in a block before moving to another block.

## Solutions for Chapter 8 Exercises

8.1 Each transaction requires $10,000 \times 50=50,000$ instructions.

CPU limit: $500 \mathrm{M} / 50 \mathrm{~K}=10,000$ transactions/second.
The I/O limit for A is $1500 / 5=300$ transactions/second.
The I/O limit for B is $1000 / 5=200$ transactions/second.
These I/O limits limit the machine.

### 8.2 System A

| transactions | 9 | compute | 1 |
| :--- | ---: | :--- | ---: |
| 1/Os | 45 | latency | 5 |
| times | 900 ms | 100 us | 100 ins |

Thus system A can only support 9 transactions per second.
System B-first 500 I/Os (first 100 transactions)

| transactions | 9 | compute | 1 | 1 |
| :--- | ---: | :--- | :--- | :--- |
| $1 / 0 \mathrm{~s}$ | 45 | latency | 5 | 5 |
| times | 810 ms | 100 us | 90 ms | 90 ms |
|  |  |  |  |  |

Thus system B can support 11 transactions per second at first.
8.3 Time/file $=10$ seconds $+40 \mathrm{MB} * 1 /(5 / 8)$ seconds/MB -74 seconds

Power/file $=10$ seconds * 35 watts $+(74-10)$ seconds $* 40$ watts $=2910$ I
Number of complete files transferred $=100,000 \mathrm{~J} / 2910 \mathrm{~J}=34$ files
8.4 Time/file $=10$ seconds +0.02 seconds $+40 \mathrm{MB} * 1 /(5 / 8)$ seconds $/ \mathrm{MB}=74.02$ seconds

Hard disk spin time/file $=0.02$ seconds $+40 \mathrm{MB} * 1 / 50$ seconds/ $\mathrm{MB}=0.82 \mathrm{sec}-$ onds

Power/file $=10$ seconds * 33 watts +0.02 seconds * 38 watts +0.8 seconds * 43 watts +63.2 seconds $* 38$ watts $=330 \mathrm{~J}+0.76 \mathrm{~J}+34.4 \mathrm{~J}+2401.6 \mathrm{~J}=2766.76 \mathrm{~J}$
Number of complete files transferred $=100000 \mathrm{~J} / 2766.761=36$ files
Energy for all 100 files $=2766.76 * 100=276676 \mathrm{~J}$
8.5 After reading sector 7 , a seek is necessary to get to the track with sector 8 on it. This will take some time (on the order of a millisecond, typically), during which the disk will continue to revolve under the head assembly. Thus, in the version where sector 8 is in the same angular position as sector 0 , sector $S$ will have already revolved past the head by the time the seek is completed and some large fraction of an additional revolution time will be needed to wait for it to come back again. By skewing the sectors so that sector 8 starts later on the second track, the seek will have time to complete, and then the sector will soon thereafter appear under the head without the additional revolution.

### 8.6 No solution provided.

## 8.7

a. Number of heads $=15$
b. Number of platters $=8$
c. Rotational latency $=8.33 \mathrm{~ms}$
d. Head switch time $=1.4 \mathrm{~ms}$
e. Cylinder switch time $=2.1 \mathrm{~ms}$

## 8.8

a. System A requires $10+10=20$ terabytes.

System B requires $10+10 * 1 / 4=12,5$ terabytes.
Additional storage: $20-12.5=7.5$ terabytes.
b. System A: 2 blocks written $=60 \mathrm{~ms}$.

System B: 2 blocks read and written $=120 \mathrm{~ms}$.
c. Yes. System A can potentially accommodate more failures since it has more redundant disks. System A has 20 data disks and 20 check disks. System B has 20 data disks and 5 check disks. However, two failures in the same group will cause a loss of data in both systems.
8.9 The power failure could result in a parity mismatch between the data and check blocks. This could be prevented if the writes to the two blocks are performed simultaneously,
8.1020 meters time: $20 \mathrm{~m} * 1 /\left(1.5 * 10^{8}\right) \mathrm{s} / \mathrm{m}=133.3 \mathrm{~ns}$

2,000,000 meters time: $2000000 \mathrm{~m} * 1 /\left(1.5 * 10^{8}\right) \mathrm{s} / \mathrm{m}=13.3 \mathrm{~ms}$
$8.1120 \mathrm{~m}: 133.3 * 10^{\prime \prime 9} \mathrm{~s} * 6 \mathrm{MB} / \mathrm{sec}=0.8$ bytes
$2000000 \mathrm{~m}: 13.3 * 10^{113} \mathrm{~s} * 6 \mathrm{MB} / \mathrm{sec}=80 \mathrm{~KB}$
$8.124 \mathrm{KHz} * 2$ bytes $/$ sample * 100 conversations $=800,000 \mathrm{bytes} / \mathrm{sec}$
Transmission time is $1 \mathrm{~KB} / 5 \mathrm{MB} / \mathrm{sec}+150 \mathrm{us}=0.00035$ seconds $/ \mathrm{KB}$
Total time $/ \mathrm{KB}=800 * 0.00035=0.28$ seconds for 1 second of monitoring
There should be sufficient bandwidth.

### 8.13

a. 0
b. 1
c. 1
d. 2
e. Each bit in a 3-bit sequence would have to be reversed. The percentage of errors is $0.01 " 0.01 * 0.01=0.000001$ (or $0.0001 \%$ )
8.14
a. 1
b. 0

### 8.15

a. Not necessarily, there could be a single-bit error or a triple-bit error.
b. No. Parity only specifies whether an error is present, not which bit the error is in.
c. No. There could be a double-bit error or the word could be correct.
8.16 (Seek time + Rotational delay + Overhead) * $2+$ Processing time
$(0.008 \mathrm{sec}+0.5 /(10000 / 60) \mathrm{sec}+0.002) * 2+(20$ million cyctes $)(5 \mathrm{GHz}) \mathrm{sec}=$ $(.008+.003+.002)^{*} 2+.004=30 \mathrm{~ms}$
Block processed $/$ second $=1 / 30 \mathrm{~ms}=33.3$
Transfer time is 80 usec and thus is negligible.
8.17 Possible answers may include the following:

- Application programmers need not understand how things work in lower levels.
- Abstraction prevents users from making low-level errors.
- Flexibility: modifications can be made to layers of the protocol without disrupting other layers.
8.1S For 4-word block transfers, the bus bandwidth was $71.11 \mathrm{MB} / \mathrm{sec}$. For 16 word block transfers, the bus bandwidth was $224.56 \mathrm{MB} / \mathrm{sec}$. The disk drive has a transfer rate of $50 \mathrm{MB} / \mathrm{sec}$. Thus for 4 -word blocks we could sustain $71 / 50=1$ simultaneous disk transfers, and for 16 -word blocks we could sustain $224 / 50=4$ simultaneous disk transfers. The number of simultaneous disk transfers is inherently an integer and we want the sustainable value. Thus, we take the floor of the quotient of bus bandwidth divided by disk transfer rate.
8.19 For the 4 -word block transfers, each block now takes

1. 1 cycle to send an address to memory
2. $150 \mathrm{~ns} / 5 \mathrm{~ns}=30$ cycles to read memory
3. 2 cycles to send the data
4. 2 idle cycles between transfers

This is a total of 35 cycles, so the total transfer takes $35 \times 64=2240$ cycles. Modifying the calculations in the example, we have a latency of $11,200 \mathrm{~ns}, 5.71 \mathrm{M}$ transactions $/$ second, and a bus bandwidth of $91.43 \mathrm{MB} / \mathrm{sec}$.
For the 16 -word block transfers, each block now takes

1. 1 cycle to send an address to memory
2. 150 ns or 30 cycles to read memory
3. 2 cycles to send the data
4. 4 idle cycles between transfers, during which the read of the next block is completed

Each of the next two remaining 4-word blocks requires repeating the last two steps. The last 4 -word block needs only 2 idle cycles before the next bus transfer. This is a total of $1+20$-f $3 *(2+4)+(2+2)=53$ cycles, so the transfer takes 53 * $16=848$ cycles. We now have a latency of $4240 \mathrm{~ns}, 3.77 \mathrm{M}$ transactions/second, and a bus bandwidth of $241.5 \mathrm{MB} / \mathrm{sec}$.

Note that the bandwidth for the larger block size is only 2.64 times higher given the new read times. This is because the 30 ns for subsequent reads results in fewer opportunities for overlap, and the larger block size performs (relatively) worse in this situation.
8.20 The key advantage would be that a single transaction takes only 45 cycles, as compared with 57 cycles for the larger block size. If because of poor locality we were not able to make use of the extra data brought in, it might make sense to go with a smaller block size. Said again, the example assumes we want to access 256 words of data, and dearly larger block sizes will be better. (If it could support it, we'd like to do a single 256 -word transaction!)
8.21 Assume that only the 4 -word reads described in the example are provided by the memory system, even if fewer than 4 words remain when transferring a block. Then,

|  | Block tize (words) |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 18 |
| Number of 4 word transfers to send the block | 1 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 | 4 | 4 | 4 | 4 |
| Time to send address to memary (bus cycles) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1. | 1 |
| Time to redd first 4 words in memory (bus cycles) | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 40 |
| Block trensfer time ${ }_{p}$ at 2 transfer bus cycles and 2 idle bus cycles per 4-word transfer (bus cycles) | 4 | 8 | 8 | 8 | 8 | 12 | 12 | 12 | 12 | 16 | 16 | 16 | 16 |
| Total time to transfer one block (bus cycles) | 45 | 49 | 49 | 49 | 49 | S3 | 53 | 53 | 53 | 57 | 57 | 57 | 57 |
| Number of bus transactions to read 256 words using the given block size | 64 | 52 | 43 | 37 | 32 | 29 | 26 | 24 | 22 | 20 | 19 | 18 | 16 |
| Time for 256-word transfer (bus cycles) | 2880 | 2548 | 2107 | 1813 | 1568 | 1537 | 1378 | 1272 | 1166 | 1140 | 1083 | 1026 | 912 |
| Latency (IK) | 14400 | 12740 | 10535 | 9065 | 7840 | 7685 | 6890 | 6360 | 5830 | 5700 | 5415 | 5130 | 4560 |
| Number of bus transactions (millions per second) | 4.444 | 4.082 | 4.082 | 4.082 | 4.082 | 3.774 | 3.774 | 3.774 | 3.774 | 3.509 | 3.509 | 3.509 | 3.509 |
| Bandwidth (MB/uOc) | 71.1 | 80.4 | 97.2 | 113.0 | 130.6 | 133.2 | 148.6 | 161.0 | 175.6 | 179.6 | 189.1 | 199.6 | 224.6 |

The following graph plots latency and bandwidth versus block size:

8.22 From the example, a 4 -word transfer takes 45 bus cycles and a 16 -word block
transfer takes 57 bus cycles. Then,

|  | Read size (words) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4 | 3 | 6. | 7 | B | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 32 | 04 | 128 | 256 |
| Number of 4 worO transfers to send the data | 1. | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 | 4 | 4 | 4 | 4 | a | 16 | 32 | 64 |
| Number of 16word transfers to send the data | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1. | 1 | 1 | 1. | 2 | 4 | 8 | 16 |
| Total read time using 4-word blocks (bus cycles) | 45 | 90 | 90 | 90 | 90 | 135 | 135 | 135 | 135 | 180 | 180 | 180 | 180 | 360 | 720 | 1440 | 2880 |
| Total read time using 16 -word blocks (bus cycles) | 57 | 57 | 57 | 57 | 57 | 57 | 57 | 57 | 57 | 57 | 57 | 57 | 57 | 114 | 228 | 456 | 912 |
| Latency using 4-word block* 4 ns | 225 | 450 | 450 | 450 | 450 | 675 | 675 | 675 | 675 | 900 | 900 | 900 | 900 | 1800 | 3600 | 7200 | 14400 |
| Latency n -Inf le-word block* (ns) | 285 | 285 | 285 | 285 | 285 | 285 | 285 | 285 | 285 | 285 | 285 | 285 | 285 | 570 | 1140 | 2280 | 4560 |
| Bandwidth using 4-word blocks (MB/MC) | 71.1 | 44.4 | 53.3 | 62.2 | 71.1 | 53.3 | 59.3 | 65.2 | 71.1 | 57.8 | 62.2 | 66.7 | 71.1 | 71.1 | 71.1 | 71.1 | 71.1 |
| Bandwidth using 18 -word blocks (MB/soc) | 56.1 | 70.2 | 84.2 | 98.2 | 112.3 | 126.3 | 140.4 | 154.4 | 168.4 | 182.5 | 196.5 | 210.5 | 224.6 | 224.6 | 224.6 | 224.6 | 224.6 |

The following graph plots read latency with 4 -word and 16 -word blocks:


The following graph plots bandwidth with $4^{\wedge}$ word and 16 -word blocks:


### 8.23

For 4-word blocks:
Send address and first word simultaneously = I clock
Time until first write occur $=40$ clocks
Time to send remaining 3 words over 32 -bit bus $=3$ clocks
Required bus idle time $=2$ clocks
Total time $=46$ clocks
Latency $=644$-word blocks at 46 cycles per block $=2944$ clocks $=14720 \mathrm{~ns}$ Bandwidth $=(256 \times 4$ bytes $) / 14720 \mathrm{~ns}=69.57 \mathrm{MB} / \mathrm{sec}$

For 8-word blocks:
Send address and first word simultaneously $=1$ clock
Time until first write occurs $=40$ clocks
Time to send remaining 7 words over 32 -bit bus $=7$ clocks
Required bus idle time (two idle periods) $=4$ docks

$$
\text { Total time }=52 \text { clocks }
$$

Latency $=328$-word blocks at 52 cycles per block $=1664$ clocks $=8320 \mathrm{~ns}$
Bandwidth $=(256 \times 4$ bytes $) / 8320 \mathrm{~ns}=123.08 \mathrm{MB} / \mathrm{sec}$
In neither case does the 32 -bit address/32-bit data bus outperform the 64 -bit combined bus design. For smaller blocks, there could be an advantage if the overhead of a fixed 4 -word block bus cycle could be avoided.

8.24 For a 16 -word read from memory, there will be four sends from the 4 -wordwide memory over the 4 -word-wide bus. Transactions involving more than one send over the bus to satisfy one request are typically called burst transactions.
For burst transactions, some way must be provided to count the number of sends so that the end of the burst will be known to all on the bus. We don't want another device trying to access memory in a way that interferes with an ongoing burst transfer. The common way to do this is to have an additional bus control signal, called BurstReq or Burst Request, that is asserted for die duration of the burst.

This signal is unlike the ReadReq signal of Figure 8.10, which is asserted only long enough to start a single transfer. One of the devices can incorporate the counter necessary to track when BurstReq should be deasserted, but both devices party to the burst transfer must be designed to handle the specific burst ( 4 words, 8 words, or other amount) desired. For our bus, if BurstReq is not asserted when ReadReq signals the start of a transaction, then the hardware will know that a single send from memory is to be done.

So the solution for the 16 -word transfer is as follows: The steps in the protocol begin immediately after the device signals a burst transfer request to the memory by raising ReadReq and Burst_Request and putting the address on the Date lines.

1. When memory sees the ReadReq and BurstReq lines, it reads the address of the start of the 16 -word block and raises Ack to indicate it has been seen.
2. I/O device sees the Ack line high and releases the ReadReq and Data lines, but it keeps BurstReq raised.
3. Memory sees that ReadReq is low and drops the Ack line to acknowledge the ReadReq signal.
4. This step starts when BurstReq is high, the Ack line is low, and the memory has the next 4 data words ready. Memory places the next 4 data words in answer to the read request on the Data lines and raises DataRdy.
5. The I/O device sees DataRdy, reads the data from the bus, and signals that it has the data by raising Ack.
6. The memory sees the Ack signal, drops DataRdy, and releases the Data lines.
7. After the I/O device sees DataRdy go low, it drops the Ack line but continues to assert BurstReq if more data remains to be sent to signal that it is ready for the next 4 words. Step 4 will be next if BurstReq is high.
8. If the last 4 words of the 16 -word block have been sent, the I/O device drops BurstReq, which indicates that the burst transmission is complete.
With handshakes taking 20 ns and memory access taking 60 ns , a burst transfer will be of the following durations:

Step 120 ns (memory receives the address at the end of this step; data goes on the bus at the beginning of step 5)

Steps 2, 3, 4 Maximum ( $3 \times 20 \mathrm{~ns}, 60 \mathrm{~ns}$ ) $=60 \mathrm{~ns}$

Steps 5, 6, 7, 4 Maximum ( $4 \times 20 \mathrm{~ns}, 60 \mathrm{~ns}$ ) $=80 \mathrm{~ns}$ (looping to read and then send the next 4 words; memory read latency completely hidden by handshaking time)

Steps 5,6, 7,4 Maximum $\{4 \times 20 \mathrm{~ns}, 60 \mathrm{~ns}$ ) $=80 \mathrm{~ns}$ (looping to read and then send the next 4 words; memory read latency completely hidden by handshaking time)
Steps 5, 6,7, 4 Maximum ( $4 \times 20 \mathrm{~ns}, 60 \mathrm{~ns}$ ) $=80 \mathrm{~ns}\{$ looping to read and then send the next four words; memory read latency completely hidden by handshaking time)

End of burst transfer
Thus, the total time to perform the transfer is 320 ns , and the maximum bandwidth is
$(16$ words $x 4$ bytes $) / 320 \mathrm{~ns}=200 \mathrm{MB} / \mathrm{sec}$
It is a bit difficult to compare this result to that in the example on page 665 because the example uses memory with a 200 ns access instead of 60 ns . If the slower memory were used with the asynchronous bus, then the total time for the burst transfer would increase to 820 ns , and the bandwidth would be
$(16$ words X 4 bytes $) / 820 \mathrm{~ns}=78 \mathrm{MB} / \mathrm{sec}$
The synchronous bus in the example on page 665 needs 57 bus cycles at 5 ns per cycle to move a 16 -word block. This is 285 ns , for a bandwidth of
$(16$ words $x 4$ bytes $) / 285 \mathrm{~ns}=225 \mathrm{MB} / \mathrm{sec}$
8.26 No solution provided
8.27 First, the synchronous bus has $50-\mathrm{ns}$ bus cycles. The steps and times required for the synchronous bus are as follows:

Send the address to memory: 50 ns
Read the memory: 200 ns
Send the data to the device: 50 ns
Thus, the total time is 300 ns . This yields a maximum bus bandwidth of 4 bytes every 300 ns , or

$$
\frac{4 \text { bytes }}{300 \mathrm{~ns}}=\frac{4 \mathrm{MB}}{0.3 \text { seconds }}-13,3 \frac{\mathrm{MB}}{\text { second }}
$$

At first glance, it might appear that the asynchronous bus will be much slower, since it will take seven steps, each at least 40 ns , and the step corresponding to the memory access will take 200 ns . If we look carefully at Figure 8.10, we realize that
several of the steps can be overlapped with the memory access time. In particular, the memory receives the address at the end of step 1 and does not need to put the data on the bus until the beginning of step 5 ; steps 2,3 , and 4 can overlap with the memory access time. This leads to the following timing:

Step 1: 40 ns
Steps 2,3,4: maximum ( $3 \times 40 \mathrm{~ns}, 200 \mathrm{~ns}$ ) $=200 \mathrm{~ns}$
Steps5,6,7: $3 \mathrm{X} 40 \mathrm{~ns}=120 \mathrm{~ns}$
Thus, the total time to perform the transfer is 360 ns , and the maximum bandwidth is

$$
\frac{4 \text { bytes }}{360 \mathrm{~ns}}=\frac{4 \mathrm{MB}}{0.36 \text { seconds }}=11,1 \frac{\mathrm{MB}}{\text { second }}
$$

Accordingly, the synchronous bus is only about $20 \%$ faster. Of course, to sustain these rates, the device and memory system on the asynchronous bus will need to be fairly fast to accomplish each handshaking step in 40 ns .

### 8.28 For the 4 -word block transfers, each block takes

1. 1 clock cycle that is required to send the address to memory
2. $\frac{200 \mathrm{~ns}}{5 \mathrm{~ns} / \mathrm{cyde}}=40$ dock cycles to read memory
3. 2 clock cycles to send the data from the memory
4. 2 idle clock cydes between this transfer and the next

This is a total of 45 cydes, and $256 / 4=64$ transactions are needed, so the entire transfer takes 45 X $64=2880$ dock cycles. Thus the latency is 2880 cydes X 5 $\mathrm{ns} / \mathrm{cyde}=14,400 \mathrm{~ns}$.

Sustained bandwidth is $\frac{256}{14}^{\wedge} \mathrm{ty}^{\mathrm{y}} \mathrm{ns}^{\mathrm{S}}=7.11 \mathrm{MB} / \mathrm{sec}$.
The number of bus transactions per second is

$$
\frac{64 \text { transactions }}{14,400 \mathrm{~ns}}=4.44 \text { transactions } / \text { second }
$$

For the 16 -word block transfers, the first block requires

1. 1 dock cycle to send an address to memory
2. 200 ns or 40 cydes to read the first four words in memory
3. 2 cycles to send the data of the block, during which time the read of the four words in the next block is started
4. 2 idle cycles between transfers and during which the read of the next block is completed

Each of the three remaining 16 -word blocks requires repeating only the last two steps.

Thus, the total number of cycles for each 16 -word block is $1+40+4 \mathrm{X}(2+2)=$ 57 cycles, and $256 / 16=16$ transactions are needed, so the entire transfer takes, $57 \times 16=912$ cycles. Thus the latency is 912 cycles $\times 5 \mathrm{~ns} / \mathrm{cyde}=4560 \mathrm{~ns}$, which is roughly one-third of the latency for the case with 4 -word blocks.

The number of bus transactions per second with 16 -word blocks is

$$
\frac{16 \text { transactions }}{4560 \mathrm{~ns}}=: 3.51 \mathrm{M} \text { transactions } / \text { second }
$$

which is lower than the case with 4 -word blocks because each transaction takes longer ( 57 versus 45 cydes).
8.29 First the mouse:

Clock cydes per second for polling $=30 \times 400=12,000$ cydes per second
Fraction of the processor dock cycles consumed $=\frac{12 \times 10^{3}}{500 \times 10^{6}}=0.002 \%$
Polling can dearly be used for the mouse without much performance impact on the processor.
For the floppy disk, the rate at which we must poll-is

$$
\frac{j^{0} \frac{\mathrm{~KB}}{\text { second }}}{2 \frac{\text { bytes }}{\text { polling access }}}=\wedge^{\text {polling accesses }} \frac{\text { second }}{\text { por }}
$$

Thus, we can compute the number of cycles:
Cycles per second for polling $=25 \mathrm{~K} \times 400=10 \times 10^{6}$
Fraction of the processor consumed $=\frac{10 \times 10^{*}}{500 \times 10^{6}}=2 \%$
This amount of overhead is significant, but might be tolerable in a low-end system with only a few I/O devices like this floppy disk.

In the case of the hard disk, we must poll at a rate equal to the data rate in fourword chunks, which is 250 K times per second ( 4 MB per second/16 bytes per transfer). Thus,

$$
\begin{aligned}
& \text { Cycles per second for polling }=250 \mathrm{~K} \times 400 \\
& \text { Fraction of the processor consumed }=\frac{100}{500} \frac{\times 10^{\wedge}}{\times \mathrm{LO}^{6}}=20 \%
\end{aligned}
$$

Thus one-fifth of the processor would be used in just polling the disk. Clearly, polling is likely unacceptable for a hard disk on this machine.
8.30 The processor-memory bus takes 8 clock cycles to accept 4 words, or 2 bytes/clock cycle. This is a bandwidth of $1600 \mathrm{MB} / \mathrm{sec}$. Thus, we need $1600 / 40=40$ disks, and because all 40 are transmitting, we need $1600 / 100=16$ I/O buses.
8.31 Assume the transfer sizes are 4000 bytes and 16000 bytes (four sectors and sixteen sectors, respectively). Each disk access requires 0.1 ms of overhead +6 ms of seek.

For the 4 KB access ( 4 sectors):

- Single disk requires $3 \mathrm{~ms}+0.09 \mathrm{~ms}$ (access time) $+6.1 \mathrm{~ms}=9.19 \mathrm{~ms}$
- Disk array requires $3 \mathrm{~ms}+0.02 \mathrm{~ms}$ (access time) $+6.1 \mathrm{~ms}=9.12 \mathrm{~ms}$

For the 16 KB access ( 16 sectors):

- Single disk requires $3 \mathrm{~ms}+0.38 \mathrm{~ms}$ (access time) $+6.1 \mathrm{~ms}=9.48 \mathrm{~ms}$
- Disk array requires $3 \mathrm{~ms}+0.09 \mathrm{~ms}$ (access time) $+6.1 \mathrm{~ms}=9.19 \mathrm{~ms}$

Here are the total times and throughput in I/Os per second:

- Single disk requires $(9.19+9.48) / 2=9.34 \mathrm{~ms}$ and can do $107.1 \mathrm{I} / \mathrm{Os}$ per second.
- Disk array requires $(9.12+9.19) / 2=9.16 \mathrm{~ms}$ and can do $109.1 \mathrm{I} / \mathrm{Os}$ per second.
8.32 The average read is $(4+16) / 2=10 \mathrm{~KB}$. Thus, the bandwidths are

Single disk: $107.1 * 10 \mathrm{~KB}-1071 \mathrm{~KB} /$ second.
Disk array: $109.1 * 10 \mathrm{~KB}=1091 \mathrm{~KB} /$ second.
8.33 You would need I/O equivalents of Load and Store that would specify a destination or source register and an I/O device address (or a register holding the address). You would either need to have a separate I/O address bus or a signal to indicate whether the address bus currently holds a memory address or an I/O address.

### 8.34

a. If we assume that the processor processes data before polling for the next byte, the cycles spent polling are $0.02 \mathrm{~ms} * 1 \mathrm{GHz}-1000$ cycles $=19,000$ cycles. A polling iteration takes 60 cycles, so 19,000 cycles $=316.7$ polls. Since it takes an entire polling iteration to detect a new byte, the cycles spent polling are $317 * 60=19,020$ cycles. Each byte thus takes $19,020+1000=$ 20,020 cycles. The total operation takes $20,020 * 1000=20,020,000$ cycles.
(Actually, every third byte is obtained after only 316 polls rather than 317 , so, the answer when taking this into account is $20,000,020$ cycles.)
b. Every time a byte comes the processor takes $200+1000=1200$ cycles to process the data. $0.02 \mathrm{~ms} * 1 \mathrm{GHz}-1200$ cycles $=18,800$ cycles spent on the other task for each byte read. The total time spent on the other task is 18,800 $" 1000=18,800,000$ cycles.
8.38 Some simplifying assumptions are the following:

- A fixed overhead for initiating and ending the DMA in units of clock cycles. This ignores memory hierarchy misses adding to the time.
- Disk transfers take the same time as the time for the average size transfer, but the average transfer size may not well represent the distribution of actual transfer sizes.
- Real disks will not be transferring $100 \%$ of the time-far from it.

Network: $(2$ us +25 us $* 0.6) /(2$ us +25 us $)=63 \%$ of original time $(37 \%$ reduction)
Reducing the trap latency will have a small effect on the overall time reduction
8.39 The interrupt rate when the disk is busy is the same as the polling rate. Hence,

Cycles per second for disk $=250 \mathrm{~K} \times 500=125 \times 10^{6}$ cycles per second
Fraction of the processor consumed during a transfer $=\frac{125}{500 \mathrm{X}} \sim \mathrm{Tb} \sim \ll \sim \sim$
Assuming that the disk is only transferring data $5 \%$ of the time,
Fraction of the processor consumed on average $=25 \% \times 5 \%=1.25 \%$
As we can see, the absence of overhead when an I/O device is not actually transferring is the major advantage of an interrupt-driven interface versus polling.
8.40 Each DMA tranfer takes

$$
\frac{8 \mathrm{~KB}}{4 \frac{\mathrm{MB}}{\text { second }}}=2 \times 1 \mathrm{O}-{ }^{3} \text { seconds }
$$

So if the disk is constantly transferring, it requires

$$
\frac{1000+500 \frac{\text { cycles }}{\text { transfer }}}{2 \times i 0^{-3} \frac{\text { seconds }}{\text { transfer }}}=750 \mathrm{x}^{1} \mathrm{P}^{3} \frac{\text { clock Cycles }}{\text { \&CWUU }}
$$

Since the processor runs at 500 MHz ,

$$
\text { Fraction of processor consumed }=\frac{750 \times 10}{6}=1.5 \times \text { io }^{3}=0.15 \%
$$

$$
500 \times 10
$$

8.44 Maximum I/O rate of the bus: $1,000,000,000 / 8000=125,000 \mathrm{I} / \mathrm{O} /$ second

CPU bottleneck restricts throughput to $10,000 \mathrm{I} / \mathrm{O} /$ second
Time/I/O is 6.11 ms at disk, each disk can complete $1000 / 6.11=163.67 \mathrm{I} / \mathrm{O} / \mathrm{sec}-$ ond
To saturate the CPU requires $10,000 \mathrm{I} / \mathrm{O}$ second.

$$
\frac{10,000}{163.67}=61 \text { disks. }
$$

$\frac{61 \text { disks }}{7 \text { disks/scsl controller }}=9 \mathrm{scsl}$ controllers.
8.45 First, check that neither the memory nor the I/O bus is a bottleneck. Sustainable bandwidth into memory is 4 bytes per 2 clocks $=800 \mathrm{MB} / \mathrm{sec}$ The I/O bus can sustain $100 \mathrm{MB} / \mathrm{sec}$. Both of these are faster than the disk bandwidth of $40 \mathrm{MB} / \mathrm{sec}$, so when the disk transfer is in progress there will be negligible additional time needed to pass the data through the I/O bus and write it into memory. Thus, we ignore this time and focus on the time needed by the DMA controller and the disk. This will take 0.1 ms to initiate, 8 ms to seek, $16 \mathrm{~KB} / 40 \mathrm{MB}$ to transfer: total $=8.5$ ms .
8.46 Disk access total time: $10,000 / 500,000,000 \mathrm{~s}+20 \mathrm{~ms}=20.002 \mathrm{~ms}$
$\%$ delay trapping to OS: $0.01 \%$
Network access total time: $10,000 / 5,000,000,000 \mathrm{~s}+25 \mathrm{us}=27$ us
\% delay trapping to OS: $7.4 \%$
8.47 Disk: $(2$ us $+20 \mathrm{~ms} * 0.4) /(2$ is $+20 \mathrm{~ms})=40 \%$ of original time $(60 \%$ reduction)

Reducing the trap latency will have virtually no effect on the overall time reduction
Network: $(2$ us +25 us $* 0.6) /(2$ us $+25, u s)=63 \%$ of original time $(37 \%$ reduction)

Reducing the trap latency will have a small effect on the overall time reduction

## Solutions for Chapter 9 Exercises

9.1 No solution provided.
9.2 The short answer is that $x$ is always 2 , and $y$ can either be 2,4 , or 6 . In a loadstore architecture the code might look like the following:

| Processor $\mathbf{1}$ | Processor $\mathbf{2}$ |
| :--- | :--- |
| load X Into a register | load X into a register |
| Increment register | Increment register |
| store register back to X | store register bach to Y |
| load Y into a register |  |
| add two registers to register |  |
| store register back to Y |  |

When considering the possible interleavings, only the loads/stores are really of interest. There are four activities of interest in process 1 and two in process 2. There are 15 possible interleavings, which result in the following:

$$
\begin{aligned}
& \text { 111122: } \mathrm{x}=2, \mathrm{y}=4 \\
& \text { 111212: } \mathrm{x}=2, \mathrm{y}=4 \\
& \text { 111221: } \mathrm{x}=2, \mathrm{y}=2 \\
& \text { 112112: } \mathrm{X}=2, \mathrm{y}=4 \\
& \text { 112121: } \mathrm{x}=2, \mathrm{y}=2 \\
& \text { 112211: }=2, \mathrm{y}=6 \\
& \text { 121112: } \mathrm{x}=2, \mathrm{y}=2 \\
& \text { 121121: } \mathrm{x}=2, \mathrm{y}=2 \\
& \text { 121211: }=2, \mathrm{y}=4 \\
& \text { 122111: } \mathrm{x}=2, \mathrm{y}=4 \\
& \text { 211112: } \mathrm{x}=2, \mathrm{y}=2 \\
& \text { 211121: } \mathrm{x}=2, \mathrm{y}=2 \\
& \text { 211211: } \mathrm{x}=2, \mathrm{y}=4 \\
& \text { 2121U: }=2, \mathrm{y}=4 \\
& \text { 2211H: }=2, \mathrm{y}=4
\end{aligned}
$$

9.3 No solution provided.
9.4 No solution provided.
9.5 Write-back cache with write-update cache coherency and one-word blocks. Both words are in both caches and are initially clean. Assume 4-byte words and byte addressing.
Total bus transactions $=2$

|  | Action | Comment |
| :--- | :--- | :--- |
| 1 | PI writes to 100 | One bus transfer to move the word at 100 from PI to P2 cache. |
| 2 | P2 writes to 104 | One bus transfer to move the word at 104 from P2 to PI cache. |
| 3 | Pi reads 100 | No bus transfer; word read from PI cache. |
| 4 | P2 reads 104 | No bus transfer; word read from P2 cache. |
| 5 | PI reads 104 | No bus transfer; word read from PI cache. |
| 6 | P2 reads 100 | No bus transfer; won) read from P2 cache. |

9.6 Write-back cache with write-update cache coherency and four-word blocks. The block is in both caches and is initially clean. Assume 4-byte words and byte addressing. Assume that the bus moves one word at a time. Addresses 100 and 104 are contained in the one block starting at address 96 .

| Step | Action | Commtent |
| :--- | :--- | :--- |
| 1 | Pl writes to 100 | One bus transfer to move the word at 100 from P1 to P2 cache. |
| 2 | P2 writes to 104 | One bus transfer to move the word at 104 from P21a PI cache. |
| 3 | Plreaids 100 | No bus transfer; word read from PI cache. |
| 4 | P2reaids 104 | No bus transfer; word read from P2 cache. |
| 5 | Plreeids 104 | No bus transfer; word read from PI cache. |
| 6 | P2residsiOO | No bus transfer; word read from P2 cache. |

Total bus transactions $=2$.
False-sharing appears as a performance problem under a write-invalidate cache coherency protocol. Writes from different processors to different words that happen to be allocated in the same cache block cause that block to ping-pong between the processor caches. That is, a dirty block can reside in only one cache at a time.

If we modify the cache in this exercise to use write-invalidate, the number of bus transactions increases to 9 .

| Step | Action | Comment |
| :--- | :--- | :--- |
| 1 | P1 writes 100 | Pl issues a write-invalidate using one bus transaction to send the address 100; <br> P2 removes the block from its cache; the block Is now dirty In the PI cache <br> alone. |
| 2 | P2 writes 104 | P2 issues a read-with-intent-to-modify and the block Is moved from P1 to P2 <br> using four bus transfers; <br> dirty removes the block from Its cache; the block is now |
| 3 | P1 reads 100 | P1 Issues a read miss and the P2 cache supplies the block to PI and writes <br> back to the memory at the same time using four bus transfers; the block Is now <br> clean in both cases. |
| 4 | P2 reads 104 | No bus transfer; word read from P2 cache. |
| 5 | P1 reads 104 | No bus transfer; word read from P1 cache. |
| 6 | P2 reads 100 | No bus transfer; word read from P2 cache. |

### 9.7 No solution provided.

### 9.8 No solution provided.

9.9 No solution provided.
9.10 No solution provided.

### 9.11 No solution provided.

### 9.12 No solution provided.

9.13 No solution provided.
9.14 No solution provided.

## Solutions for Appendix B Exercises

## B. 1

| $\mathbf{A}$ | $\overline{\mathbf{B}}$ | $\overline{\mathbf{A}}$ | $\overline{\mathbf{B}}$ | $\overline{\mathbf{A}+\mathbf{B}}$ | $\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}$ | $\overline{\mathbf{A} \cdot \mathbf{B}}$ | $\overline{\mathbf{A}}+\overline{\mathbf{B}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 1 | 1 | $\mathbf{1}$ | $\mathbf{1}$ | 1 | 1 |
| 0 | 1 | 1 | 0 | $\mathbf{0}$ | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

## B. 2 Here is the first equation:

$$
\mathrm{E}=((\mathrm{A} \cdot \mathrm{~B})+(\mathrm{A} \cdot \mathrm{C})+(\mathrm{B} \cdot \mathrm{C})) \cdot(\overline{\mathrm{A}-\mathrm{B}-\mathrm{C}})
$$

Now use DeMorgan's theorems to rewrite the last factor:

$$
\mathrm{E}=((\mathrm{A}-\mathrm{B})+(\mathrm{A}-\mathrm{C})+(\mathrm{B}-\mathrm{C}))-(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}})
$$

Now distribute the last factor:

$$
\mathrm{E}=((\mathrm{A}-\mathrm{B}) \cdot(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}))+((\mathrm{A}-\mathrm{C}) \cdot(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}))+((\mathrm{B} \cdot \mathrm{C})-(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}))
$$

Now distribute within each term; we show one example:

$$
((\mathrm{A}-\mathrm{B}) \cdot(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}))=(\mathrm{A}-\mathrm{B}-\overline{\mathrm{A}})+(\mathrm{A} \cdot \mathrm{~B} \cdot \overline{\mathrm{~B}})+(\mathrm{A} \cdot \mathrm{~B}-\overline{\mathrm{C}})=0+0+(\mathrm{A}-\mathrm{B}-\overline{\mathrm{C}})
$$

(This is simply A•B•C.) Thus, the equation above becomes
$\mathrm{E}=(\mathrm{A}-\mathrm{B} \cdot \overline{\mathrm{C}})+(\mathrm{A} \cdot \overline{\mathrm{B}} \cdot \mathrm{C})+(\overline{\mathrm{A}} \cdot \mathrm{B}-\mathrm{C})$, which is the desired result.
B. 7 Four inputs $\mathrm{A} 0-\mathrm{A} 3 \& \mathrm{~F}(0 / \mathrm{P})=1$ if an odd number of Is exist in A .

| $\boldsymbol{A 3}$ | A2 | A1 | AO | $\mathbf{F}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | $\mathbf{a}$ | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |

B. $8 \mathrm{~F}=\mathrm{A}^{\prime} \mathrm{A}^{\prime} \mathrm{A} 1^{\prime} \mathrm{AO}+\mathrm{A}^{\prime} \mathrm{A} 2^{\prime} \mathrm{A} 1 \mathrm{AO}^{\prime}+\mathrm{A}^{\prime} \mathrm{A}^{\prime} \mathrm{Al}^{\prime} \mathrm{AO}^{\prime}+\mathrm{A} 3^{\prime} \mathrm{A} 2 \mathrm{AI} \mathrm{AO}+$

$$
\mathrm{A} 3 \mathrm{~A}^{\prime} \mathrm{A}^{\prime} \mathrm{AO}^{\prime}+\mathrm{A} 3 \mathrm{~A} 2^{\prime} \mathrm{A} 1 \mathrm{AO}+\mathrm{A} 3^{\prime} \mathrm{A} 2^{\prime} \mathrm{A} 1 \mathrm{AO}{ }^{\prime}+\mathrm{A} 3 \mathrm{~A} 2 \mathrm{Al} \mathrm{AO}{ }^{\prime}
$$

Note: $\mathrm{F}=\mathrm{AO}$ XOR Al XOR A2 XOR A3. Another question can ask the students to prove that.


B.10 No solution provided.

## B. 11

| $\mathbf{x 2}$ | $\mathbf{x} \mathbf{1}$ | $\mathbf{x 0}$ | $\mathbf{F} \mathbf{1}$ | $\mathbf{F 2}$ | $\mathbf{F 3}$ | $\mathbf{F 4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | $i$ | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 |

```
\(\mathrm{Fl}=\mathrm{X} 2{ }^{\prime} \mathrm{XI} \mathrm{XO}+\mathrm{X} 2 \mathrm{Xl} \mathrm{X}^{\prime} \mathrm{XO}+\mathrm{X} 2 \mathrm{XI} \mathrm{XO} '\)
\(\mathrm{F} 2=\mathrm{X} 2 \mathrm{TU}-\mathrm{X} 0+\mathrm{X} 2 \mathrm{TU} \mathrm{XO}+\mathrm{X} 2 \mathrm{XI}^{\prime} \mathrm{XO}^{\prime}+\mathrm{X} 2 \mathrm{XI} \mathrm{XO}=(\mathrm{A} \mathrm{XOR} \mathrm{B} \mathrm{XOR} \mathrm{C})\) \(\mathrm{F} 3=\mathrm{X} 2^{\prime}\)
\(\mathrm{F} 4=\mathrm{X} 2\left(=\mathrm{F} 3^{\prime}\right)\)
```



## B. 13

mi $\bar{x} 2 \mathrm{y} 2+\mathrm{x} 2 \mathrm{y} \overline{2 \mathrm{x}} \mathrm{y} 1+\mathrm{x} 2 \mathrm{y} 2 \mathrm{xlyl} \overrightarrow{\mathrm{x} 0} \mathrm{y} 0+\overline{\mathrm{x} 2 \mathrm{y} 2 \mathrm{x}} \mathrm{y} 1+\overline{\mathrm{x} 2 \mathrm{y} 2 \mathrm{xlylx} 0 \mathrm{yO}}+\overline{\mathrm{x} 2 \mathrm{y} 2} \mathrm{xlylx} \overline{\mathrm{O}} \mathrm{yO}+\mathrm{x} 2 \mathrm{y} 2 \overline{\mathrm{xlylx} 0} \mathrm{y} 0$ $+\mathrm{x} 2 \mathrm{y} 2 \mathrm{xlyl} \overline{\mathrm{x}} \mathrm{y} 0$

- $\mathrm{x} 2 \overline{\mathrm{y}} \overline{2}+\mathrm{x} 2 \mathrm{y} 2 \overline{\mathrm{xl}} \mathrm{yl}+\mathrm{x} 2 \mathrm{y} 2 \mathrm{xlyl} \overline{\mathrm{x}} \mathrm{y} 0+\overline{\mathrm{x} 2 \mathrm{y} 2 \mathrm{xl}} \mathrm{yl}+\mathrm{x} 2 \mathrm{y} 2 \overline{\mathrm{xlylxO}} \mathrm{yO}+\overline{\mathrm{x} 2 \mathrm{y} 2 \mathrm{xlylx} 0} \mathrm{yO}+\overline{\mathrm{x} 2 \mathrm{y} 2 \mathrm{xlyl} \overline{\mathrm{x}} \mathrm{y} 0}$
- $\left.\left(x 2 y^{2}+\bar{x} 2 \bar{y} 2\right)(x|y|+x \sim y l)(x 0 y 0+\overline{x 0 y l})\right)$
B. 14

B. 15 Generalizing DeMorgan's theorems for this exercise, if $\overline{\mathrm{A}+\mathrm{B}}=\overline{\mathrm{A}} \cdot \overline{\mathrm{B}}$, then $\overline{\mathrm{A}+\mathrm{B}+\mathrm{C}}=\overline{\mathrm{A}+(\mathrm{B}+\mathrm{C})}=\overline{\mathrm{A}} \overline{-(\mathrm{B}+\mathrm{C})}=\overline{\mathrm{A}} \cdot \overline{(\overline{\mathrm{B}} \cdot \mathrm{C})} \overline{=} \overline{\mathrm{A}} \cdot \overline{\mathrm{B}} \mathrm{C}$.

Similarly,
$\overline{A-B-C}=\overline{A-(B-C)}=\bar{A}+\overline{B-C}=A-\left(B^{-}+\bar{C}\right)=\bar{A}+\vec{B}+\vec{C}$.
Intuitively, DeMorgan's theorems say that (1) the negation of a sum-of-products form equals the product of the negated sums, and (2) the negation of a product-of-sums form equals the sum of the negated products. So,
$\mathrm{E}=\overline{\overline{\mathrm{E}}}$
$=\overline{\overline{(A-B \bar{C})+(A C-\bar{B})+(B-C \bar{A})}}$
$=(\mathrm{A}-\mathrm{B} \cdot \stackrel{\rightharpoonup}{\mathrm{C}}) \cdot \overline{(\mathrm{A} \cdot \mathrm{C} \cdot \mathrm{B}) \cdot(\mathrm{B} \cdot \mathrm{C} \cdot \mathrm{A})}$; first application of DeMorgan's theorem
$=\overline{(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\mathrm{C}) \cdot(\overline{\mathrm{A}}+\overline{\mathrm{C}}+\mathrm{B}) \cdot(\mathrm{B}+\overline{\mathrm{C}+\mathrm{A}})}$; second application of DeMorgan's
theorem and product-of-sums form
B. 16 No solution provided.
B. 18 2-1 multiplexor and 8 bit up/down counter.
B. 19
module LATCHCclock.D.Q.Qbar)
input clock, D;
reg 0;
wire Obar:
assign Qbar - ~0;
always @(D.clock) //senstivity list watches clock and data begin
if(clock)
0-D;
end
endmodule
B. 20

```
module decoder (in, out,, enable);
    input [1:0] in;
    input enable
    output [3:0] out;
    reg [3:0] out;
    always @ (enable. in)
        if (enable) begin
        out = 0;
        case (in)
                2'ho : out - 4'hl;
                2'hl : out - 4'h2;
                2'h2 : out = 4'h4;
                2'h3 : out = 4'h8;
        endcase
        end
        endmodule
```


## B. 21

module ACCICIk, Rst. Load, IN, LOAD, OUT);
input C1k, Rst, Load;
input [3:0] IN;
input [15:0] LOAD
output [15:0] OUT;
wire [15:0] W;
reg [15:0] Register;
initial begin
Register $=0$;
end
assign $\mathrm{W}=\mathrm{IN}+$ OUT;
always @ (Rst,Load)
begin
if Rst begin
Register = 0;
end
if Load begin
Register = LOAD;
end
end
always @ (Clk)
begin
Register <- W;
end
endmodule
B. 22 We use Figure 3.5 to implement the multiplier. We add a control signal "load" to load the multiplicand and the multiplier. The load signal also initiates the multiplication. An output signal "done" indicates that simulation is done.
module MULKclk, load, Multiplicand. Multiplier, Product, done); input elk, load; input [31:0] Multiplicand, Multiplier; output [63:0] Product; output done;

```
reg [63:0] A, Product;
reg [31:0] B;
reg [5:0] loop;
reg done;
initial begin
    done - 0; loop = 0;
end
always @(posedge elk) begin
    if (load && loop 'TMQ) begin
        done <- 0;
        Product <=0;
        A <= Multiplicand;
        B <=.Multiplier;
        loop <= 32;
end
ifdoop > 0) begin
        if(B[0] =- 1)
            Product <- Product + A;
        A <- A << 1;
        B <- 6 > 1;
        1 oop<= loop -1;
        if(loop - 0)
            dorie <- 1;
        end
end
endmodule
```

B.23 We use Figure 3.10 for divider implementation, with additions similar to the ones listed above in the answer for Exercise B. 22 .

```
module DIVtclk, load. Divisor, Dividend, Quotient, Remainder, done);
input clk, load;
input [31:0] Divisor;
input [63:0] Dividend:
output [31:0] Quotient;
input [31:0] Remainder;
output done;
reg [31:0] Quotient; //Quotient
reg [63:0] D, R; //Divisor, Remainder
reg [6:0] loop; //Loop counter
reg done;
initial begin
    done = 0; loop = 0;
end
assign Remainder - R[31:0];
always @Cposedge elk) begin
    if (load SS loop -0) begin
        done <= 0;
        R <=Dividend;
        D <- Divisor << 32;
            Quotient <-0;
                loop <= 33;
end
iffloop > 0) begin
    if(R - D >- 0)
        begin
        Quotient <= (Ouotient << 1) + 1;
        R <- R - D;
        end
    else
                begin
                Quotient <= Quotient << 1;
        end
        D <- D > 1:
        loop <= loop - 1;
```

```
        ifdoop -~ 0)
    done <= 1 :
    end
end
endmodule
```

Note: This code does not check for division by zero (i.e., when Divisior $==0$ ) or for quotient overflow (i.e., when Divisior < = Dividiend [64:32)).
B. 24 The ALU-supported set less than (s 11) uses just the sign bit. In this case, if we try a set less than operation using the values $-7_{\mathrm{ten}}$ and $6_{\mathrm{ten}}$, we would get $-7>$ 6. This is clearly wrong. Modify the 32 -bit ALU in Figure 4.11 on page 169 to handle s 11 correctly by factor in overflow in the decision.
If there is no overflow, the calculation is done properly in Figure 4.17 and we simply use the sign bit (Result31). If there is overflow, however, then the sign bit is wrong and we need the inverse of the sign bit.

| Overlow | Reault31 | Lessthan |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

LessThan $=$ Overflow $\odot$ Result 31


| Overflow | Resuln31 | Lessthan |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

B. 25 Given that a number that is greater than or equal to zero is termed positive and a number that is less than zero is negative, inspection reveals that the last two rows of Figure 4.44 restate the information of the first two rows. Because $\mathrm{A}-\mathrm{B}=$ $A+(-B)$, the operation $A-B$ when $A$ is positive and $B$ negative is the same as the operation $\mathrm{A}+\mathrm{B}$ when A is positive and B is positive. Thus the third row restates the conditions of the first. The second and fourth rows refer also to the same condition.

Because subtraction of two's complement numbers is performed by addition, a complete examination of overflow conditions for addition suffices to show also when overflow will occur for subtraction. Begin with the first two rows of Figure 4.44 and add rows for A and B with opposite signs. Build a table that shows all possible combinations of Sign and Carryin to the sign bit position and derive the CarryOut, Overflow, and related information. Thus,

| $\begin{gathered} \text { sign } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { Sign } \\ \mathrm{B} \end{gathered}$ | Carry In | $\begin{gathered} \text { Carry } \\ \text { Ont } \end{gathered}$ | Sign of result | Cortect sism of resailt | Over. How? | Carry in XOR Carry Out | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | No | 0 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | fes | 1 | Carries differ |
| 0 | 1 | 0 | 0 | 1 | 1 | No | 0 | $\mid \mathrm{Al}<\mathrm{IBI}$ |
| 0 | 1 | 1 | 1 | 0 | 0 | No | 0 | $\mathrm{AII}>\mathrm{IBI}$ |
| 1 | 0 | 0 | 0 | 1 | 1 | No | 0 | $\|\mathrm{Al}>\| \mathrm{BI}$ |
| 1 | 0 | 1 | 1 | 0 | 0 | No | 0 | \|AI < iBl |
| 1 | 1 | 0 | 1 | 0 | 1 | Yes | 1 | Carries differ |
| 1 | 1 | 1 | 1 | 1 | 1 | No | 0 |  |

From this table an Exclusive OR (XOR) of the Carryin and CarryOut of the sign bit serves to detect overflow. When the signs of A and B differ, the value of the Carryin is determined by the relative magnitudes of A and B, as listed in the Notes column.

$$
\text { B. } 26 \mathrm{Cl}=\mathrm{C} 4, \mathrm{C} 2=\mathrm{C}, \mathrm{C} 3=\mathrm{Cl} 2 \text {, and } \mathrm{C} 4=\mathrm{cl} 6 \text {. }
$$

$\mathrm{c} 4=\mathrm{G}_{3, \mathrm{o}}+(\mathrm{Pi}, \mathrm{o} \cdot \mathrm{cO})$.
c8 is given in the exercise.

$$
\begin{aligned}
\mathrm{cl} 2=\mathrm{G},, \mathrm{j}, & +\left(\mathrm{P}_{\mathrm{u}}, 8 \cdot \mathrm{G}_{, 4}\right)+\left(\mathrm{P}_{\mathrm{n}, 8} \cdot{\left.\mathrm{P},, 4-\mathrm{G}_{\mathrm{M}}\right)+\{\mathrm{Pn}, \gg} \mathrm{P}_{7}, 4 \cdot \mathrm{P} 3.0 \bullet \mathrm{cO}\right) . \\
\mathrm{CIS}=\mathrm{G}_{15 \mathrm{il2} 2} & +\left(\mathrm{P}_{15}, \mathrm{i}_{2} \cdot \mathrm{G},,,,\right)+\left(\mathrm{P}, 5,12 \cdot \mathrm{P}_{\mathrm{u}}, 8 \cdot \mathrm{G}_{7 \mid 4}\right) \\
& +\left(\mathrm{Pl} 5,12 \cdot \mathrm{Pll}, « \bullet \mathrm{P} 7.4 \cdot \mathrm{G}_{3,0}\right)+\left(\mathrm{Pl} 5,12 \cdot \mathrm{Pll}, \gg \mathrm{P} 7.4 \cdot \mathrm{P}_{3.0} \cdot \mathrm{CO}\right) .
\end{aligned}
$$

B. 27 The equations for $\mathrm{c} 4, \mathrm{c} 8$, and d2 are the same as those given in the solution to Exercise 4.44. Using 16-bit adders means using another level of carry lookahead logic to construct the 64 -bit adder. The second level generate, $\mathrm{G}(\mathrm{f}$, and propagate, $\mathrm{PO}^{\prime}$, are

$$
\mathrm{GO}^{\prime}=\mathrm{G}_{15,0}=\mathrm{Gis}_{, 12}+\mathrm{Pi5}, 12 \cdot \mathrm{G}_{\mathrm{U}, 8}+\mathrm{P}_{15, \mathrm{i} 2}-\mathrm{P}_{1 \mathrm{U}}-\mathrm{G} 7.4+\mathrm{P}_{15,12} \cdot \mathrm{P}_{11 \mathrm{j} 8} \bullet \mathrm{P}_{7>4} \cdot \mathrm{G}_{310}
$$

and

$$
\mathrm{P}^{\prime}=\mathrm{P}_{15,0}=\mathrm{P}_{15,12} \cdot \mathrm{P}_{11,8} \cdot \mathrm{P}_{7,4} \cdot \mathrm{P}_{3, a}
$$

Using GO' and $\mathrm{PO}^{\prime}$, we can write cl6 more compactly as

$$
\mathrm{cl} 6=\mathrm{G}_{1 \mathrm{SiO}}+\mathrm{Pi}_{5 ?_{\mathrm{o}}-\mathrm{cO}}
$$

and

$$
\begin{aligned}
& \mathrm{c} 32=\mathrm{G}_{3 \mathrm{U} 6}+\mathrm{P}_{3} \mathrm{i}_{\mathrm{il6}} \cdot \mathrm{cl} 6 \\
& \mathrm{c} 48=\mathrm{G} 47_{\mathrm{i} 3} 2+\mathrm{P} 44_{7 \mathrm{i}} 32-\mathrm{c} 32 \\
& \mathrm{c} 64=\mathrm{G}_{6} 3,4 \mathrm{~g}+\mathrm{P}_{6} 3,4_{8}-\mathrm{c} 48
\end{aligned}
$$

A 64-bit adder diagram in the style of Figure B. 6.3 would look like the foUowing:


FIGURE B.8.3 Four 4-Ut ALUs u»b* carry lookahaad to form a 16-btt «dder. Note that the carries ccime from the carry-2ookahead unit, not from the 4-bit ALUs.
B. 28 No solution provided.
B. 29 No solution provided.
B. 30 No solution provided.
B. 31 No solution provided.
B. 32 No solution provided.
B. 33 No solution provided.
B. 34 The longest paths through the top \{ripple carry) adder organization in Figure B. 14.1 all start at input aO or bO and pass thrdiigh seven full adders on the way to output s 4 or s 5 . There are many such paths, all with a time delay of $7 \times 2 \mathrm{~T}=14 \mathrm{~T}$. The longest paths through the bottom (carry sale); adder all start at input bO, eO, fl ), bl, el, or fl and proceed through six full adders to outputs s 4 or s 5 . The time delay for this circuit is only $6 \times 2 \mathrm{~T}=12 \mathrm{~T}$.


[^0]:    11111101011 two's complement with sign extension as needed
    0000000000 zero with sign extension shown
    000010101 positive multiplicand with sign extension
    11101011
    0000000

    - (-010101
    $01000110111=567_{\text {ten }}$

